Bump Electrode Patents (Class 438/613)
-
Patent number: 9870988Abstract: A semiconductor substrate is provided with an annular cavity extending from a front side of the substrate to an opposite rear side. A metallization is applied in the annular cavity, thereby forming a through-substrate via and leaving an opening of the annular cavity at the front side. A solder ball is placed above the opening and a reflow of the solder ball is effected, thereby forming a void of the through-substrate via, the void being covered by the solder ball.Type: GrantFiled: August 30, 2017Date of Patent: January 16, 2018Assignee: ams AGInventors: Cathal Cassidy, Martin Schrems, Franz Schrank
-
Patent number: 9831205Abstract: A semiconductor device includes a substrate including a surface, a plurality of pads disposing on the surface of the substrate, the plurality of pads includes a non-solder mask defined (NSMD) pad and a solder mask defined (SMD) pad, and the NSMD pad is arranged at a predetermined location. Further, a method of manufacturing a semiconductor device includes providing a substrate, disposing a plurality of pads on a surface of the substrate, disposing a solder mask over the surface of the substrate and the plurality of pads, forming a first recess in the solder mask to surround one of the plurality of pads, and forming a second recess in the solder mask and above one of the plurality of pads.Type: GrantFiled: November 18, 2013Date of Patent: November 28, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Jie Chen, Ying-Ju Chen, Hsien-Wei Chen, Tsung-Yuan Yu
-
Patent number: 9779965Abstract: A method of ultrasonically bonding semiconductor elements includes the steps of: (a) aligning surfaces of a plurality of first conductive structures of a first semiconductor element to respective surfaces of a plurality of second conductive structures of a second semiconductor element; and (b) ultrasonically bonding ones of the first conductive structures to respective ones of the second conductive structures. A bonding surface of at least one of the first conductive structures and the second conductive structures includes a frangible coating.Type: GrantFiled: March 13, 2017Date of Patent: October 3, 2017Assignee: Kulicke and Soffa Industries, Inc.Inventors: Robert N. Chylak, Dominick A. DeAngelis, Horst Clauberg
-
Patent number: 9773729Abstract: A semiconductor substrate is provided with a through-substrate via comprising a metallization and an opening. A solder ball is placed on the opening. A reflow of the solder ball is performed in such a way that the solder ball closes the through-substrate via and leaves a void in the through-substrate via.Type: GrantFiled: September 30, 2016Date of Patent: September 26, 2017Assignee: ams AGInventors: Cathal Cassidy, Martin Schrems, Franz Schrank
-
Patent number: 9768138Abstract: A device includes a work piece including a metal bump; and a dielectric layer having a portion directly over the metal bump. The metal bump and a surface of the portion of the dielectric layer form an interface. A metal finish is formed over and contacting the metal bump. The metal finish extends from over the dielectric layer to below the interface.Type: GrantFiled: December 21, 2015Date of Patent: September 19, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Wei Shen, Chen-Shien Chen, Chen-Cheng Kuo, Ming-Fa Chen, Rung-De Wang
-
Patent number: 9754995Abstract: A method for manufacturing a solid-state imaging device comprises a first step of preparing an imaging element including a second principal surface having an electrode arranged thereon, and a photoelectric converter part configured to photoelectrically convert the incident energy line so as to generate a signal charge; a second step of preparing a support substrate, provided with at least one through hole extending in a thickness direction thereof, having a third principal surface; a third step of aligning the imaging element and the support substrate with each other so that the one electrode is exposed out of the one through hole while the second and third principal surfaces oppose each other and joining the imaging element and the support substrate to each other; and a fourth step of embedding a conductive member in the through hole after the third step.Type: GrantFiled: February 21, 2013Date of Patent: September 5, 2017Assignee: HAMAMATSU PHOTONICS K.K.Inventors: Yasuhito Yoneta, Ryoto Takisawa, Shingo Ishihara, Hisanori Suzuki, Masaharu Muramatsu
-
Patent number: 9728672Abstract: A light-emitting diode (LED) and a method for manufacturing the same are provided. The method includes following steps. An LED wafer is fixed on a crafting table and is processed such that a substrate of the LED wafer has a thickness smaller than or equal to 100 ?m. A fixing piece is pasted on the LED wafer surface. The LED wafer is detached from the crafting table. The LED wafer together with the fixing piece are cut and broken, such that the LED wafer forms a plurality of LEDs. The fixing piece is removed. Before the LED wafer is detached from the crafting table, the fixing piece is pasted on the LED wafer to provide a supporting force to the LED wafer to maintain the flatness of the wafer and avoid the wafer being warped or the substrate being broken or damaged, such that product quality and reliability can be improved.Type: GrantFiled: February 17, 2016Date of Patent: August 8, 2017Assignee: GENESIS PHOTONICS INC.Inventors: Shao-Ying Ting, Jing-En Huang
-
Patent number: 9711472Abstract: A solder bump structure for a ball grid array (BGA) includes at least one under bump metal (UBM) layer and a solder bump formed over the at least one UBM layer. The solder bump has a bump width and a bump height and the ratio of the bump height over the bump width is less than 1.Type: GrantFiled: August 4, 2014Date of Patent: July 18, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jung-Hua Chang, Cheng-Lin Huang, Jing-Cheng Lin
-
Patent number: 9704841Abstract: A wafer package process includes the following steps. A wafer with a plurality of first dies is provided. A plurality of second dies are bonded on the first dies by using flip chip technology, wherein the size of the first die is larger than that of the second die. A molding material is formed to entirely cover the second dies and the wafer. A through via is formed in the molding material. A conductive material is formed to fill the through via onto the molding material.Type: GrantFiled: March 26, 2014Date of Patent: July 11, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventor: Chien-Li Kuo
-
Patent number: 9559044Abstract: A method includes forming a passivation layer over a portion of a metal pad, forming a polymer layer over the passivation layer, and exposing the polymer layer using a photolithography mask. The photolithography mask has an opaque portion, a transparent portion, and a partial transparent portion. The exposed polymer layer is developed to form an opening, wherein the metal pad is exposed through the opening. A Post-Passivation Interconnect (PPI) is formed over the polymer layer, wherein the PPI includes a portion extending into the opening to connect to the metal pad.Type: GrantFiled: June 25, 2013Date of Patent: January 31, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Jung Yang, Hsien-Wei Chen, Hsien-Ming Tu, Chang-Pin Huang, Yu-Chia Lai, Tung-Liang Shao
-
Patent number: 9524944Abstract: A package structure is disclosed, which includes a substrate having a body, a plurality of conductive pads formed on the body and a surface passivation layer formed on the body and having a plurality of openings for exposing the conductive pads; a plurality of conductive vias formed in the openings of the surface passivation layer and electrically connected to the conductive pads; a plurality of circuits formed on the surface passivation layer and electrically connected to the conductive vias, wherein the circuits have a plurality of electrical contacts; at least a pattern portion formed on the surface passivation layer and intersecting with the circuits; and a second passivation layer formed on the surface passivation layer, the circuits and the pattern portion d having a plurality of openings for exposing portions of the electrical contacts of the circuits, thereby strengthening the bonding between the circuits and the passivation layers.Type: GrantFiled: May 2, 2016Date of Patent: December 20, 2016Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chun-Wei Yeh, Chun-Hsien Shen, Hsiu-Jung Li, Ya-Yi Lai, Fu-Tang Huang
-
Patent number: 9521749Abstract: A circuit substrate which is capable of decreasing the possibility that the amount of solder in the overall mounting land is uneven and reducing formation of a solder void even when a mounting terminal has a large soldering area. An electronic component having the mounting terminal is mounted on the circuit substrate. A mounting land is connected to the mounting terminal of the electronic component by soldering, and the mounting land has a protruding portion of an insulating material formed so as to protrude from an outer side of the mounting land toward an inner side of the mounting land, and the protruding portion does not divide the mounting land into a plurality of areas.Type: GrantFiled: August 6, 2014Date of Patent: December 13, 2016Assignee: Canon Kabushiki KaishaInventors: Koichi Odagaki, Shuichi Kato
-
Patent number: 9515018Abstract: A wiring substrate includes an insulating layer, a wiring layer, a via wiring, and a solder resist layer. The wiring layer includes a pad body that constitutes a part of a pad and a wiring pattern including an upper surface. The pad includes the pad body, a first metal layer formed on an upper surface of the pad body and including an embedded part embedded in the insulating layer and a projecting part including upper and side surfaces and projecting from the upper surface of the insulating layer, and a second metal layer including an upper surface and covering the upper and side surfaces of the projecting part. The upper surface of the pad body and the upper surface of the wiring pattern are on the same plane. The upper surface of the second metal layer is positioned lower than the upper surface of the solder resist layer.Type: GrantFiled: June 27, 2016Date of Patent: December 6, 2016Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventor: Tomohiro Suzuki
-
Patent number: 9466553Abstract: Disclosed herein is a method for manufacturing a package structure. According to an exemplary embodiment of the present invention, the method for manufacturing a package structure includes: preparing a die having a metal pillar disposed on one surface thereof; bonding the die on the metal plate to allow the metal pillar to face the outside; forming an insulating film covering the metal plate and the die; buffing the insulating film so as to expose the metal pillar; and manufacturing a first package structure by forming a circuit structure electrically connected to the metal pillar on the insulating film.Type: GrantFiled: October 2, 2013Date of Patent: October 11, 2016Assignee: Samsung Electro-Mechanics Co., Ltd.Inventor: Heung Ku Kim
-
Patent number: 9466577Abstract: A semiconductor device is made by forming a first conductive layer over a substrate, forming a first passivation layer over the first conductive layer, forming a first via in the first passivation layer to expose the first conductive layer, forming a second conductive layer over the first passivation layer and within the first via to electrically connect to the first conductive layer, forming a second passivation layer over the second conductive layer, and forming a second via in the second passivation layer to expose the second conductive layer. The second via is smaller than the first via. The second via is either physically separate from or disposed over the first via. The second conductive layer within the second via has a flat surface which is wider than the second via. An under bump metallization is formed in the second via and electrically connected to the second conductive layer.Type: GrantFiled: February 22, 2008Date of Patent: October 11, 2016Assignee: STATS ChipPAC Pte. Ltd.Inventor: Yaojian Lin
-
Patent number: 9449913Abstract: A 3D interconnect structure and method of manufacture are described in which metal redistribution layers (RDLs) are integrated with through-silicon vias (TSVs) and using a single damascene type process flow. A silicon nitride or silicon carbide passivation layer may be provided between the thinned device wafer back side and the RDLs to provide a hermetic barrier and polish stop layer during the process flow.Type: GrantFiled: October 28, 2011Date of Patent: September 20, 2016Assignee: Intel CorporationInventors: Kevin J. Lee, Mark T. Bohr, Andrew W. Yeoh, Christopher M. Pelto, Hiten Kothari, Seshu V. Sattiraju, Hang-Shing Ma
-
Patent number: 9443837Abstract: An assembly includes a substrate having a substrate conductor and a contact at a first surface and a terminal at a second surface for electrically interconnecting the assembly with a component external to the assembly, at least one of the substrate conductor or the contact electrically coupled with the terminal. A first element has a first surface facing the first surface of the substrate, a first conductor at the first surface and a second conductor at a second surface. An interconnect structure may extend through the first element electrically coupling the first and second conductors. An adhesive layer may bond first surfaces of the first element and the substrate, and at least portions of the first conductor and the substrate conductor may be beyond an edge of the adhesive layer. A continuous electroless plated metal region may extend between the first conductor and the substrate conductor.Type: GrantFiled: May 11, 2015Date of Patent: September 13, 2016Assignee: Invensas CorporationInventors: Belgacem Haba, Cyprian Emeka Uzoh
-
Patent number: 9431359Abstract: A solder bump support structure and method of manufacturing thereof is provided. The solder bump support structure includes an inter-level dielectric (ILD) layer formed over a silicon substrate. The ILD layer has a plurality of conductive vias. The structure further includes a first insulation layer formed on the ILD layer. The solder bump support structure further includes a pedestal member formed on the ILD layer which includes a conductive material formed above the plurality of conductive vias in the ILD layer coaxially surrounded by a second insulation layer. The second insulation layer is thicker than the first insulation layer. The structure further includes a capping under bump metal (UBM) layer formed over, and in electrical contact with, the conductive material and formed over at least a portion of the second insulation layer of the pedestal member.Type: GrantFiled: August 8, 2013Date of Patent: August 30, 2016Assignee: International Business Machines CorporationInventors: Brian M. Erwin, Ian Melville, Ekta Misra, George J. Scott
-
Patent number: 9412653Abstract: A through silicon via structure is located in a recess of a substrate. The through silicon via structure includes a barrier layer, a buffer layer and a conductive layer. The barrier layer covers a surface of the recess. The buffer layer covers the barrier layer. The conductive layer is located on the buffer layer and fills the recess, wherein the contact surface between the conductive layer and the buffer layer is smoother than the contact surface between the buffer layer and the barrier layer. Moreover, a through silicon via process forming said through silicon via structure is also provided.Type: GrantFiled: August 4, 2015Date of Patent: August 9, 2016Assignee: UNITED MICROELECTRONICS CORP.Inventors: Jia-Jia Chen, Chi-Mao Hsu, Tsun-Min Cheng, Chun-Ling Lin, Huei-Ru Tsai, Ching-Wei Hsu, Chin-Fu Lin, Hsin-Yu Chen
-
Patent number: 9406645Abstract: A method of forming an electronic component package includes coupling a first surface of an electronic component to a first surface of a first dielectric strip, the electronic component comprising bond pads on the first surface; forming first via apertures through the first dielectric strip to expose the bond pads; and filling the first via apertures with an electrically conductive material to form first vias electrically coupled to the bond pads. The bond pads are directly connected to the corresponding first vias without the use of a solder and without the need to form a solder wetting layer on the bond pads.Type: GrantFiled: June 9, 2015Date of Patent: August 2, 2016Inventors: Ronald Patrick Huemoeller, Sukianto Rusli, David Razu
-
Patent number: 9391036Abstract: A semiconductor device includes a first semiconductor electronic component which includes a pad electrode, a solder bump, and a metal layer between a pad and solder that is configured to have an underlying metal layer formed between the pad electrode and the solder bump and connected to the pad electrode, and a main metal layer formed on the underlying metal layer, and in which the main metal layer has an eave portion at an outer edge portion thereof.Type: GrantFiled: June 3, 2014Date of Patent: July 12, 2016Assignee: SONY CORPORATIONInventors: Katsuji Matsumoto, Hiizu Ootorii
-
Patent number: 9373565Abstract: A microelectronic package can include a substrate and a microelectronic element having a face and one or more columns of contacts thereon which face and are joined to corresponding contacts on a surface of the substrate. An axial plane may intersect the face along a line in the first direction and centered relative to the columns of element contacts. Columns of package terminals can extend in the first direction. First terminals in a central region of the second surface can be configured to carry address information usable to determine an addressable memory location within the microelectronic element. The central region may have a width not more than three and one-half times a minimum pitch between the columns of package terminals. The axial plane can intersect the central region.Type: GrantFiled: December 16, 2013Date of Patent: June 21, 2016Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 9362173Abstract: Provided is a method for chip packaging, including the steps of: providing a semi-packaged wafer which has a cutting trail and a metal bonding pad of the chip; forming on the metal bonding pad a sub-ball metal electrode, using a selective formation process; forming a protective layer on the wafer in a region not including the sub-ball metal electrode, with the protective layer covering the cutting trail; forming a solder ball on the sub-ball metal electrode; dicing the wafer along the cutting trail. The present invention can prevent metal in the cutting trail from being affected during the production of the sub-ball metal electrode, and protect the lateral sides of a discrete chip after cutting. The process flow thereof is simple, and enhances the efficiency of the packaging as well as its yield.Type: GrantFiled: October 18, 2011Date of Patent: June 7, 2016Assignee: Nantong Fujitsu Microelectronics Co., Ltd.Inventors: Lei Shi, Yujuan Tao, Guohua Gao, Naomi Masuda, Koichi Meguro
-
Patent number: 9349698Abstract: This disclosure relates generally to a wafer having a plurality of semiconductor chips having a major surface, a metal contact positioned on one of the plurality of semiconductor chips and having a side surface and contact surface, the contact surface substantially parallel to the major surface, wherein the contact surface defines a thickness of the metal contact relative to the major surface, an underfill layer abutting the one of the plurality of semiconductor chips and the side surface of the metal contact, the underfill layer having a top surface substantially parallel to the major surface, wherein the top surface of the underfill layer defines a thickness of the underfill layer relative to the major surface, the thickness of the underfill layer being not greater than the thickness of the metal contact, and a solder bump formed in electrical contact with the contact surface of the metal contact.Type: GrantFiled: June 27, 2012Date of Patent: May 24, 2016Assignee: Intel CorporationInventors: Rubayat Mahmud, Saikumar Jayaraman, Sriram Muthukumar
-
Patent number: 9343397Abstract: A method of connecting a semiconductor package to a board includes providing a board having a plurality of contact regions, providing a semiconductor package having a plurality of contact areas, selecting a specific contact area out of the plurality of contact areas, applying solder balls to the contact areas and therein applying two or more specific solder balls to the specific contact area, and connecting the semiconductor package to the board in such a way that the two or more specific solder balls are connected with each other and with a contact region of the plurality of contact regions of the board.Type: GrantFiled: February 27, 2014Date of Patent: May 17, 2016Assignee: Infineon Technologies AGInventor: Carlo Marbella
-
Patent number: 9318426Abstract: A semiconductor device includes a first bump that is located over a surface of a semiconductor element, and is formed on a first bump formation face distanced from a back surface of the semiconductor element at a first distance, and a second bump that is located over the surface of the semiconductor element, and is formed on a second bump formation face distanced from the back surface of the semiconductor element at a second distance being longer than the first distance, the second bump having a diameter larger than a diameter of the first bump.Type: GrantFiled: March 6, 2013Date of Patent: April 19, 2016Assignees: FUJITSU LIMITED, FUJITSU TEN LIMITEDInventors: Motoaki Tani, Shinya Iijima, Shinichi Sugiura, Hiromichi Watanabe
-
Patent number: 9312198Abstract: An electronic package includes an interposer, a die attached to a first side of the interposer, an embedded electronic package attached to a second side of the interposer, an encapsulation compound, a set of vias providing electrical paths from a first side of the electronic package to the interposer through the encapsulation compound, and a redistribution layer electrically redistributing the set of vias to form a set of interconnect-pads. Either the die or the embedded electronic package, or both, are electrically connected to the interposer.Type: GrantFiled: March 15, 2013Date of Patent: April 12, 2016Assignee: INTEL DEUTSCHLAND GMBHInventors: Thorsten Meyer, Sven Albers, Andreas Wolter
-
Patent number: 9299640Abstract: Embodiments of mechanisms of forming a semiconductor device structure are provided. The semiconductor device structure includes a first semiconductor wafer and a second semiconductor wafer. The first semiconductor wafer includes a first transistor formed in a front-side of the first semiconductor wafer, and the second semiconductor wafer includes a second transistor formed in a front-side of the second semiconductor wafer. A backside of the second semiconductor wafer is bonded to the front-side of the first semiconductor wafer. The semiconductor device structure further includes an interconnect structure formed over the front-side of the second semiconductor wafer, and at least one first through substrate via (TSV) directly contacts a conductive feature of the first semiconductor wafer and the interconnect structure.Type: GrantFiled: July 16, 2013Date of Patent: March 29, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Jing-Cheng Lin
-
Patent number: 9299681Abstract: Even when a stiffener is omitted, the semiconductor device which can prevent the generation of twist and distortion of a wiring substrate is obtained. As for a semiconductor device which has a wiring substrate, a semiconductor chip by which the flip chip bond was made to the wiring substrate, and a heat spreader adhered to the back surface of the semiconductor chip, and which omitted the stiffener for reinforcing a wiring substrate and maintaining the surface smoothness of a heat spreader, a wiring substrate has a plurality of insulating substrates in which a through hole whose diameter differs, respectively was formed, and each insulating substrate contains a glass cloth.Type: GrantFiled: December 12, 2014Date of Patent: March 29, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Eiji Hayashi, Kyo Go, Kozo Harada, Shinji Baba
-
Patent number: 9266330Abstract: A process for producing a semiconductor chip having a substrate and a bump formed on the substrate including (1) forming, on a substrate, a conductor gold for plating to be a base of plating growth; (2) forming a mask for plating on the conductor gold for plating; (3) performing plating using the mask for plating to form the bump and a dummy pattern; (4) removing the mask for plating; (5) etching the conductor gold for plating; and (6) applying a shock to at least the dummy pattern. The amount of side etching of the conductor gold for plating is grasped from a state of separation of the dummy pattern due to the shock in the step (6).Type: GrantFiled: January 10, 2014Date of Patent: February 23, 2016Assignee: Canon Kabushiki KaishaInventors: Kenji Fujii, Mitsuru Chida, Makoto Watanabe, Toshiaki Kurosu, Masataka Nagai, Takanobu Manabe
-
Patent number: 9257405Abstract: Embodiments of the present disclosure are directed towards multi-solder techniques and configurations for integrated circuit (IC) package assembly. In one embodiment, a method includes depositing a plurality of solder balls on a plurality of pads of a package substrate, the plurality of solder balls corresponding with the plurality of pads and performing a solder reflow process to form a solder joint between the plurality of solder balls and the plurality of pads. Individual solder balls of the plurality of solder balls include a first solder material and a second solder material, the first solder material having a liquidus temperature that is greater than a peak temperature of the solder reflow process and the second solder material having a liquidus temperature that is less than the peak temperature of the solder reflow process. Other embodiments may be described and/or claimed.Type: GrantFiled: July 10, 2014Date of Patent: February 9, 2016Assignee: Intel CorporationInventors: Rajen S. Sidhu, Wei Hu, Carl L. Deppisch, Martha A. Dudek
-
Patent number: 9257626Abstract: A light emitting device package is disclosed. The light emitting device package includes a package body, a heat radiating member disposed in the package body, a light emitting device disposed on the heat radiating member, a bonding member disposed between the light emitting device and the heat radiating member, and a bonding member fixing layer disposed around the bonding member, wherein the bonding member fixing layer has at least one through region.Type: GrantFiled: September 23, 2014Date of Patent: February 9, 2016Assignee: LG Innotek Co., Ltd.Inventors: Su Jung Jung, Byung Mok Kim, Young Jun Cho, Seo Yeon Kwon
-
Patent number: 9245833Abstract: A device includes a metal pad, and a passivation layer including portions overlapping edge portions of the metal pad. A Post-Passivation-Interconnect (PPI) includes a trace portion overlying the passivation layer, and a pad portion connected to the trace portion. A polymer layer includes an upper portion over the PPI, and a plug portion extending into, and encircled by, the pad portion of the PPI.Type: GrantFiled: February 11, 2013Date of Patent: January 26, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shuo-Mao Chen, Yu-Ting Huang
-
Patent number: 9198284Abstract: A semiconductor device (20) has a plurality of device-side lands (23) which are disposed asymmetrically in relation to an intersection point (B). The plurality of device-side lands (23) include 45 device-side connection lands and four device-side isolation lands. Each of the device-side connection lands is mechanically connected to a printed board (10) via a connection component (30). Each of the device-side isolation lands is mechanically isolated from the printed board (10).Type: GrantFiled: December 20, 2010Date of Patent: November 24, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Haruya Sakuma, Masataka Saitoh
-
Patent number: 9198290Abstract: A wiring substrate includes: a substrate layer made of glass or silicon and including: a first surface formed with a first hole; and a second surface formed with a second hole and being opposite to the first surface, wherein the first hole is communicated with the second hole; a connection pad formed in the second hole; a first wiring layer formed in the first hole and electrically connected to the connection pad; a first insulation layer formed on the first surface of the substrate layer to cover the first wiring layer; and a second wiring layer formed on the first insulation layer and electrically connected to the first wiring layer. A diameter of the first hole is gradually decreased from the first surface toward the second surface, and a diameter of the second hole is gradually decreased from the second surface toward the first surface.Type: GrantFiled: October 29, 2014Date of Patent: November 24, 2015Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Yuji Kunimoto, Naoyuki Koizumi
-
Patent number: 9184139Abstract: A semiconductor device has a substrate including a base substrate material and a plurality of conductive vias formed partially though the substrate. A plurality of semiconductor die including a base semiconductor material is disposed over the substrate. A ratio of an encapsulant to a quantity of the semiconductor die is determined for providing structural support for the semiconductor die. An encapsulant is deposited over the semiconductor die and substrate. An amount of the encapsulant is selected based on the determined ratio or based on a total amount of the base substrate material and base semiconductor material. Channels are formed in the encapsulant by removing a portion of the encapsulant in a peripheral region of the semiconductor die. Alternatively, a side surface of the semiconductor die is partially exposed with respect to the encapsulant. A portion of the base substrate material is removed to expose the conductive vias.Type: GrantFiled: December 17, 2013Date of Patent: November 10, 2015Assignee: STATS ChipPAC, Ltd.Inventors: Won Kyoung Choi, Pandi C. Marimuthu
-
Patent number: 9174439Abstract: A liquid ejection head includes a print element board and an electric wiring board electrically connected to a bump of the print element board using an interconnecting wire. The bump has a first surface and a second surface. The height of the second surface from a surface of a base plate is higher than that of the first surface. The first surface has a protrusion formed therein, and the bump is connected to the interconnecting wire in the second surface.Type: GrantFiled: August 1, 2013Date of Patent: November 3, 2015Assignee: Canon Kabushiki KaishaInventors: Satoshi Ibe, Yoshinori Tagawa, Jun Yamamuro, Hiroto Komiyama, Kouji Hasegawa, Shiro Sujaku
-
Patent number: 9159688Abstract: A semiconductor device includes a bonding pad on a semiconductor substrate, a bump on the bonding pad, a solder on the bump, and an anti-wetting layer between the bump and the solder extending along a sidewall of the bump, the anti-wetting layer having a first thickness T1 along the sidewall of the bump closer to the solder and a second thickness T2 along the sidewall of the bump closer to the bonding pad, wherein T2<T1.Type: GrantFiled: February 3, 2014Date of Patent: October 13, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jong Yun Myung, Yonghwan Kwon
-
Patent number: 9123526Abstract: A module includes a semiconductor chip having at least a first terminal contact surface and a second terminal contact surface. A first bond element made of a material on the basis of Cu is attached to the first terminal contact surface, and a second bond element is attached to the second terminal contact surface. The second bond element is made of a material different from the material of the first bond element or is made of a type of bond element different from the type of the first bond element.Type: GrantFiled: December 30, 2013Date of Patent: September 1, 2015Assignee: Infineon Technologies AGInventors: Ralf Otremba, Xaver Schloegel, Khai Huat Jeffrey Low, Chee Soon Law
-
Patent number: 9119336Abstract: A soldering method capable of alleviating positional displacement between substrates even though a step of removing flux can be omitted is provided. A temporary bonding agent 55 is applied onto multiple substrates 50a, 50b, and a heater 33 heats the substrates while the substrates are temporarily bonded with the temporary bonding agent 55 interposed therebetween, and before the solder 54 is melted or while the solder 54 is melted, the temporary bonding agent 55 is evaporated, and the substrates 50a, 50b are bonded with solder with the melted solder 54 interposed therebetween.Type: GrantFiled: May 12, 2014Date of Patent: August 25, 2015Assignee: AYUMI INDUSTRY CO., LTD.Inventors: Hideyuki Abe, Kazuaki Mawatari
-
Patent number: 9117819Abstract: Various embodiments provide electrostatic discharge protection structures and methods for forming the same. An exemplary structure can include a semiconductor chip including a through hole. The structure can further include a through silicon via (TSV) structure disposed within the through hole and passing through the semiconductor chip. The TSV structure can have a first surface and a second surface. The structure can further include a tunneling dielectric layer disposed on the first surface of the TSV structure. The tunneling dielectric layer can have a surface area covering a top view surface area of the TSV structure and a surface portion of the semiconductor chip surrounding the TSV structure. Yet further, the structure can include a metal material discretely dispersed in the tunneling dielectric layer, a first electrode disposed on the tunneling dielectric layer, and a second electrode disposed on the second surface of the TSV structure.Type: GrantFiled: October 18, 2013Date of Patent: August 25, 2015Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Zhenghao Gan
-
Patent number: 9111817Abstract: An embodiment bump on trace (BOT) structure includes a contact element supported by an integrated circuit, an under bump metallurgy (UBM) feature electrically coupled to the contact element, a metal bump on the under bump metallurgy feature, and a substrate trace on a substrate, the substrate trace coupled to the metal bump through a solder joint and intermetallic compounds, a ratio of a first cross sectional area of the intermetallic compounds to a second cross sectional area of the solder joint greater than forty percent.Type: GrantFiled: December 12, 2012Date of Patent: August 18, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Guan-Yu Chen, Yu-Wei Lin, Yu-Jen Tseng, Tin-Hao Kuo, Chen-Shien Chen
-
Patent number: 9082649Abstract: Disclosed is an under bump metallization structure including a plurality of metal or metal alloy layers formed on chip bond pads with improved reliability due to a sacrificial metal oxide and the methods of making the under bump metallization structures. A barrier layer is formed over a bond pad. A seed layer is formed over the barrier layer. A bump resist pattern is formed exposing an area over the bond pad and a metal layer is electroplated on the seed layer.Type: GrantFiled: November 25, 2014Date of Patent: July 14, 2015Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Richard Allen Faust, Joseph Nguyen
-
Patent number: 9066457Abstract: A semiconductor device includes: a solder bump including a barrier metal layer formed on an electrode pad portion of a substrate, and a solder layer formed at a central portion of an upper surface of the barrier metal layer so as to have a smaller outer diameter than that of the barrier metal layer.Type: GrantFiled: March 9, 2012Date of Patent: June 23, 2015Assignee: Sony CorporationInventors: Naoto Sasaki, Hiroshi Ozaki
-
Patent number: 9059092Abstract: Systems and methods are provided for fabricating semiconductor devices. For example, a substrate is provided. A polymer layer is formed on the substrate. An oxygen-based plasma is applied to remove the polymer layer. An oxidizing solution is applied to generate a dielectric layer. A conductive layer is formed on the dielectric layer for fabricating semiconductor devices.Type: GrantFiled: September 17, 2013Date of Patent: June 16, 2015Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventor: Shao-Jyun Wu
-
Patent number: 9059070Abstract: A circuit assembly includes a plurality of integrated circuits having stud bumps at each input/output pad, an interconnection circuit having wells filled with solder, said wells corresponding in a one-to-one relationship with said stud bumps of said integrated circuits, and electrical and mechanical bonding at each of said input/output pads, wherein each of said stud bumps connects with solder in each of said wells to form a permanent connection.Type: GrantFiled: November 11, 2013Date of Patent: June 16, 2015Assignee: SK hynix Inc.Inventor: Peter C. Salmon
-
Publication number: 20150145122Abstract: An embodiment includes an integrated circuit, comprising: a substrate; a first circuit formed on the substrate and coupled to a plurality of first pads on the substrate; and a second circuit formed on the substrate and coupled to a plurality of second pads on the substrate. The first pads are formed on a perimeter of the substrate; and the second pads extend from the perimeter of the substrate towards an interior of the substrate.Type: ApplicationFiled: May 1, 2014Publication date: May 28, 2015Applicant: Samsung Electronics Co., Ltd.Inventors: Young KOOG, Jiankang WANG, Harpreet GILL, Sunghwan MIN
-
Patent number: 9041215Abstract: Disclosed herein is a single mask package apparatus on a device comprising a first substrate having a land disposed on a first surface, a stud disposed on the land and a protective layer disposed over the first surface of the first substrate and around the stud. The protective layer may optionally have a thickness of at least 3 ?m. A PPI may be disposed over the protective layer and in electrical contact with the stud, with a first portion of the PPI extending laterally from the stud. An interconnect may be disposed on and in electrical contact with the first portion of the PPI, and a second substrate mounted on the interconnect. A molding compound may be disposed over the PPI and around the interconnect. The stud may be a substantially solid material having a cylindrical cross section and may optionally be wirebonded to the land.Type: GrantFiled: May 28, 2013Date of Patent: May 26, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Mirng-Ji Lii, Hao-Yi Tsai, Hsien-Wei Chen, Hung-Yi Kuo
-
Patent number: 9040381Abstract: A device includes a substrate, a metal pad over the substrate, and a passivation layer having a portion over the metal pad. A Post-Passivation Interconnect (PPI) line is disposed over the passivation layer and electrically coupled to the metal pad. An Under-Bump Metallurgy (UBM) is disposed over and electrically coupled to the PPI line. A passive device includes a portion at a same level as the UBM. The portion of the passive device is formed of a same material as the UBM.Type: GrantFiled: November 14, 2013Date of Patent: May 26, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Shang-Yun Hou, Der-Chyang Yeh, Shuo-Mao Chen, Chiung-Han Yeh, Yi-Jou Lin
-
Patent number: 9041223Abstract: A bump-on-trace (BOT) structure is described. The BOT structure includes a first work piece with a metal trace on a surface of the first work piece, wherein the metal trace has a first axis. The BOT structure further includes a second work piece with an elongated metal bump, wherein the elongated metal bump has a second axis, wherein the second axis is at a non-zero angle from the first axis. The BOT structure further includes a metal bump, wherein the metal bump electrically connects the metal trace and the elongated metal bump. A package having a BOT structure and a method of forming the BOT structure are also described.Type: GrantFiled: September 11, 2012Date of Patent: May 26, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yuh Chern Shieh, Han-Ping Pu, Yu-Feng Chen, Tin-Hao Kuo