Bump Electrode Patents (Class 438/613)
-
Patent number: 8912660Abstract: An ESD protection device includes a semiconductor substrate including input/output electrodes and a rewiring layer located on the top surface of the semiconductor substrate. An ESD protection circuit is provided in the top layer of the semiconductor substrate, and the input/output electrodes are connected to the ESD protection circuit. The rewiring layer includes interlayer wiring lines, in-plane wiring lines, and post-shaped electrodes. First ends of the interlayer wiring lines provided in the thickness direction are connected to the input/output electrodes provided on the top surface of the semiconductor substrate and the second ends are connected to first ends of the in-plane wiring lines extending in the plane direction. The distance between the centers of the first and second post-shaped electrodes is larger than the distance between the centers of the first and second input/output electrodes.Type: GrantFiled: February 8, 2013Date of Patent: December 16, 2014Assignee: Murata Manufacturing Co., Ltd.Inventors: Noboru Kato, Jun Sasaki, Kosuke Yamada
-
Patent number: 8912634Abstract: A mmWave electronics package constructed from common Printed Circuit Board (PCB) technology and a metal cover. Assembly of the package uses standard pick and place technology and heat is dissipated directly to a pad on the package. Input/output of mmWave signal(s) is achieved through a rectangular waveguide. Mounting of the electronic package to an electrical printed circuit board (PCB) is performed using conventional reflow soldering processes and includes a waveguide I/O connected to an mmWave antenna. The electronic package provides for transmission of low frequency, dc and ground signals from the semiconductor chip inside the package to the PCB it is mounted on. An impedance matching scheme matches the chip to high frequency board transition by altering the ground plane within the chip. A ground plane on the high frequency board encircles the high frequency signal bump to confine the electromagnetic fields to the bump region reducing radiation loss.Type: GrantFiled: March 29, 2012Date of Patent: December 16, 2014Assignee: International Business Machines CorporationInventors: Elad Danny, Kaminski Noam, Okamoto Keishi, Shumaker Evgeny, Toriyama Kazushige
-
Patent number: 8910853Abstract: In one embodiment of the present invention, inert nano-sized particles having dimensions from 1 nm to 1,000 nm are added into a solder ball. The inert nano-sized particles may comprise metal oxides, metal nitrides, metal carbides, metal borides, etc. The inert nano-sized particles may be a single compound, or may be a metallic material having a coating of a different material. In another embodiment of the present invention, a small quantity of at least one elemental metal that forms stable high melting intermetallic compound with tin is added to a solder ball. The added at least one elemental metal forms precipitates of intermetallic compounds with tin, which are dispersed as fine particles in the solder.Type: GrantFiled: July 1, 2013Date of Patent: December 16, 2014Assignee: International Business Machines CorporationInventors: Charles L. Arvin, Alexandre Blander, Peter J. Brofman, Donald W. Henderson, Gareth G. Hougham, Hsichang Liu, Eric D. Perfecto, Srinivasa S.N. Reddy, Krystyna W. Semkow, Kamalesh K. Srivastava, Brian R. Sundlof, Julien Sylvestre, Renee L. Weisman
-
Patent number: 8906798Abstract: A mounting structure for a semiconductor device is formed to include a stepwise stress buffer layer under a stepwise UBM structure.Type: GrantFiled: December 14, 2012Date of Patent: December 9, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Yu Wang, Tzu-Wei Chiu, Shin-Puu Jeng
-
Patent number: 8907481Abstract: A stack of a first and second semiconductor structures is formed. Each semiconductor structure includes: a semiconductor bulk, an overlying insulating layer with metal interconnection levels, and a first surface including a conductive area. The first surfaces of semiconductor structures face each other. A first interconnection pillar extends from the first surface of the first semiconductor structure. A housing opens into the first surface of the second semiconductor structure. The housing is configured to receive the first interconnection pillar. A second interconnection pillar protrudes from a second surface of the second semiconductor structure which is opposite the first surface. The second interconnection pillar is in electric contact with the first interconnection pillar.Type: GrantFiled: April 24, 2013Date of Patent: December 9, 2014Assignee: STMicroelectronics (Crolles 2) SASInventor: Laurent-Luc Chapelon
-
Patent number: 8907470Abstract: Various embodiments include wafer level chip scale package (WLCSP) structures and methods of tuning such structures. In some embodiments, the WLCSP structure includes: a printed circuit board (PCB) trace connection including at least one PCB ground connection connected with a PCB ground plane; a set of ground solder balls each contacting the printed circuit board trace connection; a set of chip pads contacting each of the ground solder balls in the set of ground solder balls; a chip ground plane connecting the set of chip pads; and a signal interconnect interposed between two of the set of ground solder balls, the signal interconnect including: a signal trace connection electrically isolated from the PCB ground plane; a signal ball contacting the signal PCB trace connection; a chip pad contacting the signal ball, and a signal trace connection on a chip contacting the chip pad.Type: GrantFiled: February 21, 2013Date of Patent: December 9, 2014Assignee: International Business Machines CorporationInventors: Hanyi Ding, Richard S. Graf, Gary R. Hill, Wayne H. Woods, Jr.
-
Publication number: 20140357074Abstract: In a semiconductor apparatus, a plurality of semiconductor chips including through-silicon vias are stacked in a vertical direction, wherein the through-silicon via formed in each semiconductor chip protrudes beyond heights of each semiconductor chip.Type: ApplicationFiled: August 14, 2014Publication date: December 4, 2014Inventors: Chul KIM, Jong Chern LEE
-
Publication number: 20140357075Abstract: A semiconductor device includes a semiconductor chip and a metal layer electrically coupled to the semiconductor chip. The semiconductor device includes an array of solder balls coupled to the metal layer and a front side protect material directly contacting the metal layer and laterally surrounding a portion of at least a plurality of solder balls. The front side protect material is configured to become fluid during solder reflow.Type: ApplicationFiled: August 15, 2014Publication date: December 4, 2014Inventors: Thorsten Meyer, Recai Sezi, Markus Brunnbauer
-
Publication number: 20140353827Abstract: Embodiments of the present disclosure are directed towards techniques and configurations for layered interconnect structures for bridge interconnection in integrated circuit assemblies. In one embodiment, an apparatus may include a substrate and a bridge embedded in the substrate. The bridge may be configured to route electrical signals between two dies. An interconnect structure, electrically coupled with the bridge, may include a via structure including a first conductive material, a barrier layer including a second conductive material disposed on the via structure, and a solderable material including a third conductive material disposed on the barrier layer. The first conductive material, the second conductive material, and the third conductive material may have different chemical composition. Other embodiments may be described and/or claimed.Type: ApplicationFiled: May 28, 2013Publication date: December 4, 2014Inventors: Yueli Liu, Qinglei Zhang, Amanda E. Schuckman, Rui Zhang
-
Publication number: 20140353821Abstract: A method of forming an electronic device may include providing a solder structure on a surface of a substrate, and a surface of the solder structure spaced apart from the substrate may be planar. A mold layer may be formed on the surface of the substrate, wherein the mold layer surrounds the solder structure and wherein the planar surface of the solder structure is exposed through the mold layer. After forming the mold layer, the solder structure is heated to form a solder terminal having a curved surface spaced apart from the substrate. Related devices are also discussed.Type: ApplicationFiled: April 23, 2014Publication date: December 4, 2014Inventor: Bongken YU
-
Patent number: 8900986Abstract: A method to realize flux free indium bumping process includes several steps including substrate metallization, contact holes opening, underbump metallization (UBM) layer thickening, indium bump preparation and Ag layer coating. The method can be used in the occasion for some special application, e.g., the packaging of the photoelectric chip (with optical lens), MEMS and biological detection chip, where the usage of flux is prohibited.Type: GrantFiled: October 21, 2011Date of Patent: December 2, 2014Assignee: Shanghai Institute of Microsystem and Information Technology, Chinese Academy of SciencesInventors: Qiuping Huang, Le Luo, Gaowei Xu, Yuan Yuan
-
Patent number: 8900987Abstract: A method for removing bumps from incomplete interposer die(s) and/or defective interposer die(s) of an interposer wafer is described. The method includes forming bumps on an interposer wafer; identifying at least one incomplete interposer die and/or at least one defective interposer die of the interposer wafer; and removing bumps from the at least one incomplete interposer die and/or the at least one defective interposer die of the interposer wafer.Type: GrantFiled: October 4, 2013Date of Patent: December 2, 2014Assignee: Xilinx, Inc.Inventors: Inderjit Singh, Raghunandan Chaware, Ganesh Hariharan, Glenn O'Rourke
-
Patent number: 8900994Abstract: A system and method for manufacturing a through silicon via is disclosed. An embodiment comprises forming a through silicon via with a liner protruding from a substrate. A passivation layer is formed over the substrate and the through silicon via, and the passivation layer and liner are recessed from the sidewalls of the through silicon via. Conductive material may then be formed in contact with both the sidewalls and a top surface of the through silicon via.Type: GrantFiled: June 9, 2011Date of Patent: December 2, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Shin-Puu Jeng, Wen-Chih Chiou, Fang Wen Tsai, Chen-Yu Tsai
-
Publication number: 20140346513Abstract: An integrated circuit with probeable and routable interfaces is disclosed. The integrated circuit includes multiple micro-pillars that are attached to the surface of the integrated circuit, and multiple macro-pillars also attached to the surface of the integrated circuit. The micro-pillars provide an electrical interface to the integrated circuit during regular operation. The macro-pillars provide an electrical interface to the integrated circuit both during regular operation and during testing of the integrated circuit.Type: ApplicationFiled: May 20, 2014Publication date: November 27, 2014Applicant: eSilicon CorporationInventor: Javier DeLaCruz
-
Patent number: 8896118Abstract: An electronic assembly includes a copper pillar attach substrate that has a dielectric layer and a solder resist layer overlying the dielectric layer. The solder resist layer has a plurality of solder resist openings. A plurality of parallel traces are formed on the dielectric layer. Each trace has a first end portion, a second end portion and an intermediate portion. The first and second end portions of each trace are covered by the solder resist layer and the intermediate portions are positioned in the solder resist openings. Each of the intermediate portions has at least one conductive coating layer on it and has a height measured from the dielectric layer to the top of the topmost conductive coating layer that is at least as great as the solder resist layer thickness.Type: GrantFiled: March 13, 2013Date of Patent: November 25, 2014Assignee: Texas Instruments IncorporatedInventor: Nima Shahidi
-
Patent number: 8896105Abstract: Microelectronic devices and methods for manufacturing microelectronic devices are disclosed herein. In one embodiment, a method includes constructing a radiation sensitive component in and/or on a microelectronic device, placing a curable component in and/or on the microelectronic device, and forming a barrier in and/or on the microelectronic device to at least partially inhibit irradiation of the radiation sensitive component. The radiation sensitive component can be doped silicon, chalcogenide, polymeric random access memory, or any other component that is altered when irradiated with one or more specific frequencies of radiation. The curable component can be an adhesive, an underfill layer, an encapsulant, a stand-off, or any other feature constructed of a material that requires curing by irradiation.Type: GrantFiled: October 17, 2013Date of Patent: November 25, 2014Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, Kristy A. Campbell
-
Patent number: 8895430Abstract: A semiconductor device has a semiconductor wafer with a plurality of semiconductor die including a plurality of contact pads. An insulating layer is formed over the semiconductor wafer and contact pads. An under bump metallization (UBM) is formed over and electrically connected to the plurality of contact pads. A mask is disposed over the semiconductor wafer with a plurality of openings aligned over the plurality of contact pads. A conductive bump material is deposited within the plurality of openings in the mask and onto the UBM. The mask is removed. The conductive bump material is reflowed to form a plurality of bumps with a height less than a width. The plurality of semiconductor die is singulated. A singulated semiconductor die is mounted to a substrate with bumps oriented toward the substrate. Encapsulant is deposited over the substrate and around the singulated semiconductor die.Type: GrantFiled: March 29, 2012Date of Patent: November 25, 2014Assignee: Great Wall Semiconductor CorporationInventors: Samuel J. Anderson, Gary Dashney, David N. Okada
-
Patent number: 8895359Abstract: A semiconductor chip (1) is flip-chip mounted on a circuit board (4) with an underfill resin (6) interposed between the semiconductor chip (1) and the circuit board (4) and a container covering the semiconductor chip (1) is bonded on the circuit board (4). At this point, the semiconductor chip (1) positioned with the underfill resin (6) interposed between the circuit board (4) and the semiconductor chip (1) is pressed and heated by a pressure-bonding tool (8); meanwhile, the surface of the underfill resin (6) protruding around the semiconductor chip (1) is pressed by the pressure-bonding tool (8) through a film (13) on which a surface unevenness is formed in a periodically repeating pattern, so that a surface unevenness (16a) is formed. The inner surface of the container covering the semiconductor chip (1) is bonded to the surface unevenness (16a) on the surface of the underfill resin.Type: GrantFiled: November 6, 2009Date of Patent: November 25, 2014Assignee: Panasonic CorporationInventors: Yoshihiro Tomura, Kazumichi Shimizu, Kentaro Kumazawa
-
Publication number: 20140342545Abstract: Techniques for fabricating fine-pitch micro-bumps are disclosed. According to one embodiment, a fabrication process may comprise the following steps: depositing a dielectric layer on a wafer; forming a pattern of through holes in the dielectric layer; depositing a seed metal layer on top of the dielectric layer and inside the through holes; depositing a layer of UBM metal on top of the seed metal layer (including inside the holes), and further filling the holes with a low melting point metal; performing chemical mechanical polishing (CMP) to remove conductive material(s) outside the holes and/or on the surface of the dielectric layer, such that the metal stacks of adjacent holes are insulated by the dielectric material between them; and etching the dielectric material surrounding the holes to cause the tip of the metal stacks to extend slightly higher than the surrounding dielectric surface, thereby forming fine-pitch micro-bumps.Type: ApplicationFiled: May 13, 2014Publication date: November 20, 2014Applicant: National Center for Advanced Packaging Co., Ltd.Inventor: Wenqi Zhang
-
Publication number: 20140339698Abstract: The semiconductor device comprises a semiconductor substrate (10) with a metallization (111) having an upper terminal layer (22) located at a front side (20) of the substrate. The metallization forms a through-substrate via (23) from the upper terminal layer to a rear terminal layer (13) located opposite to the front side at a rear side (21) of the substrate. The through-substrate via comprises a void (101), which may be filled with air or another gas. A solder ball (100) closes the void without completely filling it. A variety of interconnections for three dimensional integration is offered by this scheme.Type: ApplicationFiled: November 7, 2012Publication date: November 20, 2014Applicant: AMS AGInventors: Cathal Cassidy, Martin Schrems, Franz Schrank
-
Patent number: 8890322Abstract: A semiconductor apparatus including a semiconductor substrate having a first principal surface on which an electric circuit is formed and a second principal surface opposed to the first principal surface, and a through hole that penetrates the first principal surface and the second principal surface, a multilayered wiring layer having a plurality of conductive wiring layers connected to the electric circuit and a plurality of inter-layer insulating layers having an insulating layer opening of a same size and at a same position as a through hole opening which is an opening of the first principal surface of the through hole, an electrode pad that covers the insulating layer opening connected to the conductive wiring layer and a lead-out wiring layer having a through wiring layer connected to the electrode pad formed inside the through hole and a connection wiring layer formed integral with the through wiring layer.Type: GrantFiled: March 1, 2010Date of Patent: November 18, 2014Assignee: Olympus CorporationInventor: Takatoshi Igarashi
-
Patent number: 8887383Abstract: An electrode structure 100 on which a solder bump is placed includes an electrode pattern 50 made of an electrode-constituting material selected from the group consisting of Cu, Al, Cr, and Ti, a Ni layer 52 formed on a part of the electrode pattern 50, a Pd layer 54 formed on at least a part of a region other than the part of the electrode pattern 50, and an Au layer 56 formed on the Ni layer 52 and the Pd layer 54.Type: GrantFiled: November 27, 2007Date of Patent: November 18, 2014Assignee: Panasonic CorporationInventors: Yasushi Taniguchi, Seiichi Nakatani, Takashi Kitae, Seiji Karashima, Kenichi Hotehama
-
Publication number: 20140332957Abstract: The present disclosure relates to a semiconductor package and a manufacturing method thereof The semiconductor package includes a semiconductor element including a main body, a plurality of conductive vias, and at least one filler. The conductive vias penetrate through the main body. The filler is located in the main body, and a coefficient of thermal expansion (CTE) of the filler is different from that of the main body and the conductive vias. Thus, the CTE of the overall semiconductor element can be adjusted, so as to reduce warpage.Type: ApplicationFiled: May 9, 2014Publication date: November 13, 2014Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chin-Li KAO, Chang-Chi LEE, Yi-Shao LAI
-
Publication number: 20140332956Abstract: An integrated circuit (IC) package stack with a first and second substrate interconnected by solder further includes solder resist openings (SRO) of mixed lateral dimension are spatially varied across an area of the substrates. In embodiments, SRO dimension is varied between at least two different diameters as a function of an estimated gap between the substrates that is dependent on location within the substrate area. In embodiments where deflection in at least one substrate reduces conformality between the substrates, a varying solder joint height is provided from a fixed volume of solder by reducing the lateral dimensioning of the SRO in regions of larger gap relative to SRO dimensions in regions of smaller gap. In embodiments, the first substrate may be any of an IC chip, package substrate, or interposer while the second substrate may be any of another IC chip, package substrate, interposer, or printed circuit board (PCB).Type: ApplicationFiled: May 13, 2013Publication date: November 13, 2014Inventors: Tieyu ZHENG, Sumit KUMAR, Sridhar NARA, Renee D. GARCIA, Manohar S. KONCHADY, Suresh B. YERUVA, Lynn H. CHEN, Tyler N. OSBORN, Sairam AGRAHARAM
-
Publication number: 20140332953Abstract: A chip arrangement may include: a chip including a plurality of electrical nets, wherein each electrical net includes at least one bonding pad; and a plurality of pillars formed on the at least one bonding pad of a majority of the plurality of electrical nets, wherein the plurality of pillars may be configured to connect the at least one bonding pad of the majority of the plurality of electrical nets to a chip-external connection region.Type: ApplicationFiled: May 13, 2013Publication date: November 13, 2014Applicant: Infineon Technologies AGInventors: Peter Ossimitz, Robert Bauer, Tobias Jacobs
-
Patent number: 8883628Abstract: A structure comprises a top metal connector formed underneath a bond pad. The bond pad is enclosed by a first passivation layer and a second passivation layer. A polymer layer is further formed on the second passivation layer. The dimension of an opening in the first passivation layer is less than the dimension of the top metal connector. The dimension of the top metal connector is less than the dimensions of an opening in the second passivation layer and an opening in the polymer layer.Type: GrantFiled: June 25, 2013Date of Patent: November 11, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yao-Chun Chuang, Chang-Chia Huang, Tsung-Shu Lin, Chen-Cheng Kuo, Chen-Shien Chen
-
Patent number: 8883615Abstract: Approaches for cleaning a wafer during hybrid laser scribing and plasma etching wafer dicing processes are described. In an example, a method of dicing a semiconductor wafer having a front surface having a plurality of integrated circuits thereon involves forming an underfill material layer between and covering metal pillar/solder bump pairs of the integrated circuits. The method also involves forming a mask layer on the underfill material layer. The method also involves laser scribing mask layer and the underfill material layer to provide scribe lines exposing portions of the semiconductor wafer between the integrated circuits. The method also involves removing the mask layer. The method also involves, subsequent to removing the mask layer, plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits, wherein the second insulating layer protects the integrated circuits during at least a portion of the plasma etching.Type: GrantFiled: August 8, 2014Date of Patent: November 11, 2014Assignee: Applied Materials, Inc.Inventors: James Matthew Holden, Wei-Sheng Lei, James S. Papanu, Ajay Kumar
-
Patent number: 8883627Abstract: Provided is a method for chip packaging, including the steps of: providing a semi-packaged wafer which has a cutting trail and a metal bonding pad of the chip; forming a first protective layer on the cutting trail; forming on the metal bonding pad a sub-ball metal electrode; forming a solder ball on the sub-ball metal electrode; dicing the wafer along the cutting trail. The first protective layer according to the present invention can prevent the metal in the cutting trail from being separated by electroplating, and protect the lateral sides of a discrete chip after cutting. The process flow thereof is simple, and enhances the efficiency of the packaging as well as its yield.Type: GrantFiled: October 18, 2011Date of Patent: November 11, 2014Assignee: Nantong Fujitsu Microelectronics Co., Ltd.Inventors: Lei Shi, Guohua Gao, Yujuan Tao, Naomi Masuda, Koichi Meguro
-
Patent number: 8884448Abstract: A microelectronic assembly includes a substrate having a first surface, a plurality of first conductive pads exposed thereon, and a plurality of first metal posts. Each metal post defines a base having an outer periphery and is connected to one of the conductive pads. Each metal post extends along a side wall from the base to ends remote from the conductive pad. The assembly further includes a dielectric material layer having a plurality of openings and extending along the first surface of the substrate. The first metal posts project through the openings such that the dielectric material layer contacts at least the outside peripheries thereof. Fusible metal masses contact the ends of some of first metal posts and extend along side walls towards the outer surface of the dielectric material layer. A microelectronic element is carried on the substrate and is electronically can be connected the conductive pads.Type: GrantFiled: December 10, 2010Date of Patent: November 11, 2014Assignee: Tessera, Inc.Inventor: Jinsu Kwon
-
Publication number: 20140329381Abstract: A TSV exposing process is provided, including: performing a mechanical grinding process on the substrate back surface of a substrate with a TSV conductive column, a liner between the substrate and the TSV conductive column; performing a first and a second chemical mechanical polishing process on the grinded substrate back surface; then performing an etching on the substrate back surface, and making the TSV backside reveal more than 10 ?m.Type: ApplicationFiled: November 4, 2013Publication date: November 6, 2014Applicant: National Center for Advanced Packaging (NCAP China)Inventors: Wenqi ZHANG, Haiyang GU, Chongshen SONG
-
Publication number: 20140329362Abstract: A leadless package and method for manufacturing silicon based leadless QFN/SON compatible packages are described. In addition the package allows for hermetic sealing of devices while maintaining electrical and optical access. Micro-vias with feed-through metallization through a silicon structure facilitates a surface mount technology compatible silicon package with bottom SMT pads and top surface device integration. Sloped edges on the SMT side enable solder filleting for post solder inspection. Hermetic seal can be attained for example using anodic bonding of a glass lid or using metal soldering. Metal soldering enables the use of solder bumps to provide electrical connections for the package to the lid with integrated device functionality used for sealing. Hermetically sealed silicon packages eliminates the need for an extra packaging layer required in plastic packages and provides a standard interface for enclosing one or more discrete devices.Type: ApplicationFiled: July 21, 2014Publication date: November 6, 2014Inventor: Andreas Alfred Hase
-
Publication number: 20140327133Abstract: A metal bump structure for use in a driver IC includes a metal bump disposed on a matrix, an optional capping layer disposed on the metal bump to completely cover the metal bump and a protective layer disposed on the metal bump to completely cover and protect the metal bump or the optional capping layer and so that the metal bump is not exposed to an ambient atmosphere. The protective layer or the optional capping layer may have a fringe disposed on the matrix.Type: ApplicationFiled: May 5, 2014Publication date: November 6, 2014Applicant: HIMAX TECHNOLOGIES LIMITEDInventor: Chiu-Shun Lin
-
Publication number: 20140327134Abstract: A metal bump structure for use in a driver IC includes a passivation layer disposed on a metal pad and defining a recess on the metal pad, an adhesion layer in said recess, on the metal pad and on the passivation layer, a metal bump disposed in the recess and completely covering the adhesion layer, and a capping layer disposed on the metal bump and completely covering the metal bump so that the metal bump is not exposed to an ambient atmosphere.Type: ApplicationFiled: May 5, 2014Publication date: November 6, 2014Applicant: HIMAX TECHNOLOGIES LIMITEDInventor: Chiu-Shun Lin
-
Patent number: 8877630Abstract: The present disclosure provides a method for manufacturing a semiconductor structure. The method includes forming a conductive pad on a semiconductor die; forming a seed layer over the conductive pad; defining a first mask layer over the seed layer; and forming a silver alloy bump body in the first mask layer. The forming a silver alloy bump body in the first mask layer includes operations of preparing a first cyanide-based bath; controlling a pH value of the first cyanide-based bath to be within a range of from about 6 to about 8; immersing the semiconductor die into the first cyanide-based bath; and applying an electroplating current density of from about 0.1 ASD to about 0.5 ASD to the semiconductor die.Type: GrantFiled: November 12, 2013Date of Patent: November 4, 2014Assignee: ChipMos Technologies Inc.Inventors: Shih Jye Cheng, Tung Bao Lu
-
Patent number: 8877629Abstract: A semiconductor manufacturing process includes the following steps of providing a silicon substrate having at least one connection pad and a protection layer, forming a first seed layer having at least one first section and at least one second section, forming a first photoresist layer, forming a first buffer layer having a coupling portion and a cladding portion, removing the first photoresist layer, removing the second section of the first seed layer to form a first under bump metallurgy layer, forming a support layer on the protection layer and the first buffer layer, the first under bump metallurgy layer has a first ring wall, the first buffer layer has a second ring wall, wherein the first ring wall, the second ring wall and the cladding portion are cladded by the support layer, and forming a connection portion and covering the coupling portion with the connection portion.Type: GrantFiled: January 17, 2013Date of Patent: November 4, 2014Assignee: Chipbond Technology CorporationInventors: Cheng-Hung Shih, Yung-Wei Hsieh, Kai-Yi Wang
-
Publication number: 20140322909Abstract: An integrated circuit structure includes a semiconductor substrate having a front surface and a back surface; a conductive via passing through the semiconductor substrate; and a metal feature on the back surface of the semiconductor substrate. The metal feature includes a metal pad overlying and contacting the conductive via, and a metal line over the conductive via. The metal line includes a dual damascene structure. The integrated circuit structure further includes a bump overlying the metal line.Type: ApplicationFiled: July 3, 2014Publication date: October 30, 2014Inventors: Ming-Fa Chen, Wen-Chih Chiou, Shau-Lin Shue
-
Patent number: 8871629Abstract: In a method of improving ball strength of a semiconductor device, a ball pattern of a plurality of connection balls to be formed as electrical connections for the semiconductor device is received. The pattern includes a number of columns and rows crossing each other. The balls are arranged at intersections of the columns and rows. An arrangement of balls in a region of the ball pattern is modified so that the region includes no isolated balls.Type: GrantFiled: November 8, 2011Date of Patent: October 28, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Yuan Yu, Hsien-Wei Chen, Ying-Ju Chen, Shih-Wei Liang
-
Patent number: 8865586Abstract: A method includes forming a polymer layer over a metal pad, forming an opening in the polymer layer to expose a portion of the metal pad, and forming an under-bump-metallurgy (UBM). The UBM includes a portion extending into the opening to electrically couple to the metal pad.Type: GrantFiled: January 5, 2012Date of Patent: October 21, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Wen Wu, Zheng-Yi Lim, Ming-Che Ho, Chung-Shi Liu
-
Patent number: 8866293Abstract: A semiconductor structure includes a semiconductor chip having at least an electrode pad, a first metal layer formed on the electrode pad, a second metal layer completely formed on and in contact with the first metal layer, and a conductive pillar disposed on the second metal layer, where a material of the first metal layer is different from a material of the second metal layer, the first metal layer has a first distribution-projected area larger than a second distribution projected-area of the conductive pillar, and the second metal layer has a third distribution-projected area that is the same as the second distribution-projected area of the conductive pillar.Type: GrantFiled: June 23, 2011Date of Patent: October 21, 2014Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Yi-Hung Lin, Meng-Tsung Lee, Sui-An Kao, Yi-Hsin Chen, Feng-Lung Chien
-
Publication number: 20140300002Abstract: A semiconductor device includes a plurality of semiconductor die and a plurality of conductive vias formed in the semiconductor die. An insulating layer is formed over the semiconductor die while leaving the conductive vias exposed. An interconnect structure is formed over the insulating layer and conductive vias. The insulating layer is formed using electrografting or oxidation. An under bump metallization is formed over the conductive vias. A portion of the semiconductor die is removed to expose the conductive vias. The interconnect structure is formed over two or more of the conductive vias. A portion of the semiconductor die is removed to leave the conductive vias with a height greater than a height of the semiconductor die. A second insulating layer is formed over the first insulating layer. A portion of the second insulating layer is removed to expose the conductive via.Type: ApplicationFiled: March 21, 2014Publication date: October 9, 2014Applicant: STATS ChipPAC, Ltd.Inventors: Duk Ju Na, Chang Beom Yong, Pandi C. Marimuthu
-
Publication number: 20140291838Abstract: A system and method for preventing cracks in a passivation layer is provided. In an embodiment a contact pad has a first diameter and an opening through the passivation layer has a second diameter, wherein the first diameter is greater than the second diameter by a first distance of about 10 ?m. In another embodiment, an underbump metallization is formed through the opening, and the underbump metallization has a third diameter that is greater than the first diameter by a second distance of about 5 ?m. In yet another embodiment, a sum of the first distance and the second distance is greater than about 15 ?m. In another embodiment the underbump metallization has a first dimension that is less than a dimension of the contact pad and a second dimension that is greater than a dimension of the contact pad.Type: ApplicationFiled: June 11, 2014Publication date: October 2, 2014Inventors: Yu-Feng Chen, Yen-Liang Lin, Tin-Hao Kuo, Sheng-Yu Wu, Chen-Shien Chen
-
Publication number: 20140291839Abstract: A flip chip interconnect has a tapering interconnect structure, and the area of contact of the interconnect structure with the site on the substrate metallization is less than the area of contact of the interconnect structure with the die pad. Also, a bond-on-lead or bond-on-narrow pad or bond on a small area of a contact pad interconnection includes such tapering flip chip interconnects. Also, methods for making the interconnect structure include providing a die having interconnect pads, providing a substrate having interconnect sites on a patterned conductive layer, providing a bump on a die pad, providing a fusible electrically conductive material either at the interconnect site or on the bump, mating the bump to the interconnect site, and heating to melt the fusible material.Type: ApplicationFiled: June 16, 2014Publication date: October 2, 2014Inventors: Rajendra D. Pendse, KyungOe Kim, TaeWoo Kang
-
Publication number: 20140295661Abstract: A structure and method of forming passivated copper chip pads is described. In various embodiments, the invention describes a substrate that includes active circuitry and metal levels disposed above the substrate. A passivation layer is disposed above a last level of the metal levels. A conductive liner is disposed in the sidewalls of an opening disposed in the passivation layer, wherein the conductive liner is also disposed over an exposed surface of the last level of the metal levels.Type: ApplicationFiled: June 17, 2014Publication date: October 2, 2014Inventors: Thomas Goebel, Erdem Kaltalioglu, Markus Naujok
-
Patent number: 8846548Abstract: A method includes forming a polymer layer over a passivation layer, wherein the passivation layer further comprises a portion over a metal pad. The polymer layer is patterned to form an opening in the polymer layer, wherein exposed surfaces of the polymer layer have a first roughness. A surface treatment is performed to increase a roughness of the polymer layer to a second roughness greater than the first roughness. A metallic feature is formed over the exposed surface of the polymer layer.Type: GrantFiled: January 9, 2013Date of Patent: September 30, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Wei Tu, Yian-Liang Kuo, Wei-Lun Hsieh, Tsung-Fu Tsai
-
Patent number: 8846520Abstract: A semiconductor device includes: a foundation layer that is provided on a substrate and is electrically conductive; a nickel layer provided on the foundation layer; and a solder provided on the nickel layer, the nickel layer having a first region on a side of the foundation layer and a second region on a side of the solder, the second region being harder than the first region.Type: GrantFiled: September 28, 2012Date of Patent: September 30, 2014Assignee: Sumitomo Electric Device Innovations, Inc.Inventor: Keita Matsuda
-
Patent number: 8847391Abstract: Some exemplary embodiments of this disclosure pertain to a semiconductor package that includes a packaging substrate, a die and a set of under bump metallization (UBM) structures coupled to the packaging substrate and the die. Each UBM structure has a non-circular cross-section along its respective lateral dimension. Each UBM structure includes a first narrower portion and a second wider portion. The first narrower portion has a first width. The second wider portion has a second width that is greater than the first width. Each UBM structure is oriented towards a particular region of the die such that the first narrower portion of the UBM structure is closer than the second wider portion of the UBM structure to the particular region of the die.Type: GrantFiled: February 26, 2013Date of Patent: September 30, 2014Assignee: QUALCOMM IncorporatedInventors: Zhongping Bao, Lily Zhao, Michael Kim-Kwong Han
-
Patent number: 8846519Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device has an active surface. The semiconductor device includes at least a connecting element and at least a bump. The connecting element is disposed on the activate surface and has a minimum dimension smaller than 100 microns. The bump is disposed on the connecting element and is electrically connected to the active surface by the connecting element. The bump includes a pillar part disposed on the connecting element and a top part disposed on the top of the pillar part. The pillar part has a first dimension and a second dimension both parallel to the active surface. The first dimension is more than 1.2 times the second dimension. The top part is composed of solder and will melt under a pre-determined temperature. The pillar part will not melt under the pre-determined temperature.Type: GrantFiled: May 9, 2012Date of Patent: September 30, 2014Assignee: Advanpack Solutions Pte Ltd.Inventors: Hwee-Seng Jimmy Chew, Chee Kian Ong
-
Publication number: 20140287556Abstract: Provided are methods of forming a bump and a semiconductor device with the same. The method may include providing a substrate with pads, forming a bump maker layer to cover the pads and include a resin and solder particles, thermally treating the bump maker layer to aggregate the solder particles onto the pads, removing the resin to expose the aggregated solder particles, forming a resin layer to cover the aggregated solder particles, and reflowing the aggregated solder particles to form bumps on the pads.Type: ApplicationFiled: May 29, 2013Publication date: September 25, 2014Inventors: Kwang-Seong CHOI, Yong Sung EOM, Hyun-cheol BAE, Haksun LEE
-
Patent number: 8841766Abstract: Sidewall protection processes are provided for Cu pillar bump technology, in which a protection structure on the sidewalls of the Cu pillar bump is formed of at least one of non-metal material layers, for example a dielectric material layer, a polymer material layer, or combinations thereof.Type: GrantFiled: March 24, 2010Date of Patent: September 23, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien Ling Hwang, Yi-Wen Wu, Chun-Chieh Wang, Chung-Shi Liu
-
Publication number: 20140264841Abstract: An embodiment method of forming and a bump structure are disclosed. The bump structure includes a passivation layer formed over a metal pad, the passivation layer having a recess exposing a portion of the metal pad, and a metal bump formed over the metal pad, the metal bump having a lip extending beneath the passivation layer, the lip anchoring the metal bump to the passivation layer.Type: ApplicationFiled: May 17, 2013Publication date: September 18, 2014Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Cheng-Lin Huang Huang, Wei-An Tsao