Including Fusion Of Conductor Patents (Class 438/615)
-
Publication number: 20110254159Abstract: An embodiment of the disclosure includes a conductive feature on a semiconductor die. A substrate is provided. A bond pad is formed over the substrate. The bond pad has a first width. A polyimide layer is formed over the substrate and the bond pad. The polyimide layer has a first opening over the bond pad with a second width. A silicon-based protection layer overlies the polyimide layer. The silicon-based protection layer has a second opening over the bond pad with a third width. The first opening and the second opening form a combined opening having sidewalls to expose a portion of the bond pad. A UBM layer is formed over the sidewalls of combined opening to contact the exposed portion of the bond pad. A conductive feature overlies the UBM layer.Type: ApplicationFiled: April 16, 2010Publication date: October 20, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien Ling HWANG, Yi-Wen WU, Chung-Shi LIU
-
Publication number: 20110254146Abstract: A semiconductor device has a flipchip type semiconductor die with contact pads and substrate with contact pads. A flux material is deposited over the contact pads of the semiconductor die and contact pads of the substrate. A solder tape formed as a continuous body of solder material with a plurality of recesses is disposed between the contact pads of the semiconductor die and substrate. The solder tape is brought to a liquidus state to separate a portion of the solder tape outside a footprint of the contact pads of the semiconductor die and substrate under surface tension and coalesce the solder material as an electrical interconnect substantially within the footprint of the contact pads of the semiconductor die and substrate. The contact pads on the semiconductor die and substrate can be formed with an extension or recess to increase surface area of the contact pads.Type: ApplicationFiled: April 14, 2010Publication date: October 20, 2011Applicant: STATS CHIPPAC, LTD.Inventors: SungWon Cho, TaeWoo Lee, DaeSik Choi, KyuWon Lee
-
Patent number: 8038050Abstract: The present invention provides a solder ball printing apparatus in which solder balls are uniformly dispersed on a mask surface and are loaded into an opening area of the mask. A solder ball shaking and discharging unit includes a solder ball reception unit which receives solder balls from a solder ball reservoir unit, a wire member in a convex shape which is attached to surround a solder ball shaking and discharging port of the solder ball shaking and discharging unit and in which a plurality of wire members are arranged at predetermined intervals, and solder ball rotating and collecting mechanisms which sweep and collect the solder balls at the wire member in a convex shape.Type: GrantFiled: April 8, 2010Date of Patent: October 18, 2011Assignee: Hitachi Plant Technologies, Ltd.Inventors: Makoto Honma, Akio Igarashi, Naoaki Hashimoto, Noriaki Mukai
-
Publication number: 20110237065Abstract: Soldering flux includes: a solvent of which solubility in water is more than 0.01% by weight and less than 6.8% by weight; an organic acid component; and amine counteracting the organic acid component. A solubility of the amine in water is more than 5.0% by weight, and the amine is able to be linked to a conductive metal via a coordination linkage. A solder bump is formed by heating a solder ball with the soldering flux. The residue of the flux on the surface of the solder bump has water solubility, and is easily eliminated. Further, the conductive metal coordinated to the amine is deposited on the surface of the solder bump by water washing. As a result, when testing the semiconductor device having the solder bump 7 by a contact pin contacting with the solder bump, the contact pin is prevented from contamination, the contact pin is certainly contacted with the solder bump, and the semiconductor device is accurately tested.Type: ApplicationFiled: March 22, 2011Publication date: September 29, 2011Inventor: Fumiyoshi KAWASHIRO
-
Publication number: 20110215468Abstract: A semiconductor device has a semiconductor die with a plurality of bumps formed over the die. A substrate has a plurality of conductive traces formed on the substrate. Each trace has an interconnect site for mating to the bumps. The interconnect sites have parallel edges along a length of the conductive traces under the bumps from a plan view for increasing escape routing density. The bumps have a noncollapsible portion for attaching to a contact pad on the die and fusible portion for attaching to the interconnect site. The fusible portion melts at a temperature which avoids damage to the substrate during reflow. The noncollapsible portion includes lead solder, and fusible portion includes eutectic solder. The interconnect sites have a width which is less than 1.2 times a width of the conductive trace. Alternatively, the interconnect sites have a width which is less than one-half a diameter of the bump.Type: ApplicationFiled: April 18, 2011Publication date: September 8, 2011Applicant: STATS ChipPAC, Ltd.Inventor: Rajendra D. Pendse
-
Patent number: 8012865Abstract: A method of forming packages containing SiC or other semiconductor devices bonded to other components or conductive surfaces utilizing transient liquid phase (TLP) bonding to create high temperature melting point bonds using in situ formed ternary or quaternary mixtures of conductive metals and the devices created using TLP bonds of ternary or quaternary materials. The compositions meet the conflicting requirements of an interconnect or joint that can be exposed to high temperature, and is thermally and electrically conductive, void and creep resistant, corrosion resistant, and reliable upon temperature and power cycling.Type: GrantFiled: January 7, 2010Date of Patent: September 6, 2011Assignee: Astriphey Applications L.L.C.Inventor: Vivek Mehrotra
-
Patent number: 8012866Abstract: A method for bonding a semiconductor device onto a substrate is provided which comprises the steps of picking up a solder ball with a pick head, placing the solder ball onto the substrate and melting the solder ball on the substrate and placing the semiconductor device on the molten solder ball. The molten solder ball is then allowed to cool to form a solder joint which bonds the semiconductor device to the substrate.Type: GrantFiled: May 30, 2008Date of Patent: September 6, 2011Assignee: ASM Assembly Automation LtdInventors: Ping Liang Tu, Chun Hung Samuel Ip
-
Patent number: 8008786Abstract: A semiconductor device is provided which comprises a substrate (501) having a plurality of bond pads (503) disposed thereon. Each bond pad has a major axis and a minor axis in a direction parallel to the substrate, and the ratio of the major axis to the minor axis increases with the distance of a bond pad from the center of the substrate.Type: GrantFiled: July 1, 2010Date of Patent: August 30, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Tim V. Pham, Trent S. Uehling
-
Patent number: 8003512Abstract: Methods and UBM structures having bilayer or trilayer UBM layers that include a thin TiW adhesion layer and a thick Ni-based barrier layer thereover both deposited under sputtering operating conditions that provide the resultant bilayer or trilayer UBM layers with minimal composite stresses. The Ni-based barrier layer may be pure Ni or a Ni alloy. These UBM layers may be patterned to fabricate bilayer or trilayer UBM capture pads, followed by joining a lead-free solder thereto for providing lead-free solder joints that maintain reliability after multiple reflows. Optionally, the top layer of the trilayer UBM structures may include soluble or insoluble metals for doping the lead-free solder connections.Type: GrantFiled: February 3, 2009Date of Patent: August 23, 2011Assignee: International Business Machines CorporationInventors: Luc L. Belanger, Marc A. Bergendahl, Ajay P. Giri, Paul A. Lauro, Valerie A. Oberson, Da-Yuan Shih
-
Patent number: 7993970Abstract: A semiconductor device and a method of manufacturing the same are disclosed. The method is carried out by forming solder pads on a substrate by wet etching, flipping a semiconductor chip having a plurality of connection bumps formed on an active surface of the semiconductor chip for the connection bumps to be mounted by compression on the solder pads of the substrate correspondingly, at a temperature of the compression between the connection bumps and the solder pads lower than the melting points of the solder pads and the connection bumps, so as to allow the semiconductor chip to be engaged with and electrically connected to the substrate through the connection bumps and the solder pads, thereby enhancing the bonding strength of the solder pads and the connection bumps and increasing the fabrication reliability.Type: GrantFiled: March 27, 2009Date of Patent: August 9, 2011Assignee: UTAC (Taiwan) CorporationInventor: Shiann-Tsong Tsai
-
Patent number: 7989949Abstract: A semiconductor device (100A) with plastic encapsulation compound (102) and metal sheets (103a and 104) on both surfaces, acting as heat spreaders. One or more thermal conductors (103a) of preferably uniform height connect one sheet (103b) and the chip surface (101a); the number of conductors is scalable with the chip size. Each conductor consists of an elongated wire loop (preferably copper) with the wire ends attached to a pad (105), preferably both ends to the same pad. The major loop diameter is approximately normal to the first surface and the loop vertex in contact with the sheet (103b). The substrate (104, preferably a second metal sheet) covers at least portions of the second package surface and is thermally conductively connected to the chip.Type: GrantFiled: July 8, 2009Date of Patent: August 2, 2011Assignee: Texas Instruments IncorporatedInventors: Vikas Gupta, Siva P Gurrum, Gregory E Howard
-
Patent number: 7977158Abstract: A manufacturing method for an electronic device joining a first metallic bond part formed on a first electronic component and a second metallic bond part formed on a second electronic component includes a first process for placing the first metallic bond part directly against the second metallic bond part, applying pressure to the first electronic component and the second electronic component, joining the first metallic bond part to the second metallic bond part with solid-phase diffusion, and releasing the applied pressure, and a second process for heating the first electronic component and the second electronic component at a predetermined temperature such that the first metallic bond part and the second metallic bond part are joined together by melting the first metallic bond part and the second metallic bond part.Type: GrantFiled: July 8, 2010Date of Patent: July 12, 2011Assignee: Renesas Electronics CorporationInventor: Yoichiro Kurita
-
Publication number: 20110163441Abstract: A method of forming a semiconductor device is disclosed. A semiconductor substrate is provided that has a first contact and an undoped electroplated lead-free solder bump (610) formed thereon. A device package substrate is provided that has a second contact and a doped lead-free solder layer (510) on the second contact that includes a dopant. The dopant reduces a solidification undercooling temperature of the undoped lead-free solder bump when the dopant is incorporated into the lead-free solder bump. The undoped electroplated lead-free solder bump and the doped lead-free solder layer are melted thereby incorporating the dopant into the undoped lead-free solder to form a doped solder bump (140). The solder bump provides an electrical connection between the first contact and the second contact.Type: ApplicationFiled: September 16, 2008Publication date: July 7, 2011Applicant: AGERE SYSTEMS INC.Inventors: Mark Bachman, John W. Osenbach
-
Patent number: 7971349Abstract: In a method of bonding a first bump on a surface of a first member and a second bump on a surface of a second member, a tip portion of the first bump is provided with a projection having a hardness greater than a hardness of each of the first and second bumps. The first and second members are positioned with respect to each other such that the first and second bumps face each other. The tip portion of the first bump is brought into contact with a tip portion of the second bump by sticking the projection into the tip portion of the second bump.Type: GrantFiled: March 26, 2009Date of Patent: July 5, 2011Assignee: DENSO CORPORATIONInventors: Masaaki Tanaka, Kimiharu Kayukawa
-
Publication number: 20110147923Abstract: An electronic apparatus may include a first component solder bonded to a second component. The first component may be, for example, an integrated circuit. The first component may have an array of metallic protrusions. Those protrusions may be coupled to circuit elements within said first component. The second component may include a plurality of solder portions coupled to the second component and engaged by the protrusions on the first component in a soldered connection.Type: ApplicationFiled: December 21, 2009Publication date: June 23, 2011Inventor: Jiun Hann Sir
-
Publication number: 20110151657Abstract: A method for fabricating electrical bonding pads on the electrical contact areas of a wafer includes producing first blocks made of a solder material, producing second blocks made of a solder material on these first blocks, and passing the blocks through an oven so as to shape the blocks into approximately domed electrical bonding pads.Type: ApplicationFiled: June 27, 2008Publication date: June 23, 2011Applicant: STMicroelectronics (Grenoble) SASInventors: Romain Coffy, Jacky Seiller, Gil Provent
-
Publication number: 20110101525Abstract: A semiconductor device (e.g., a flip chip) includes a substrate layer that is separated from a drain contact by an intervening layer. Trench-like feed-through elements that pass through the intervening layer are used to electrically connect the drain contact and the substrate layer when the device is operated.Type: ApplicationFiled: October 30, 2009Publication date: May 5, 2011Applicant: VISHAY-SILICONIXInventors: Deva Pattanayak, King Owyang, Mohammed Kasem, Kyle Terrill, Reuven Katraro, Kuo-In Chen, Calvin Choi, Qufei Chen, Ronald Wong, Kam Hong Lui, Robert Xu
-
Patent number: 7936569Abstract: In a hybrid integrated circuit device that is a circuit device of the present invention, a conductive pattern including pads is formed on a surface of a substrate. A first pad is formed to be relatively large since a heat sink is mounted thereon. A second pad is a small pad to which a chip component or a small signal transistor is fixed. In the present invention, a plated film made of nickel is formed on a surface of the first pad. Therefore, the first pad and a solder never come into contact with each other. Thus, a Cu/Sn alloy layer having poor soldering properties is not generated but a Ni/Sn alloy layer having excellent soldering properties is generated. Consequently, occurrence of sink in the melted solder is suppressed.Type: GrantFiled: January 30, 2006Date of Patent: May 3, 2011Assignee: Sanyo Electric Co., Ltd.Inventors: Sadamichi Takakusaki, Noriaki Sakamoto, Motoichi Nezu, Yusuke Igarashi
-
Patent number: 7915088Abstract: A semiconductor device 100 has such a structure that a semiconductor chip 110 is flip-chip mounted on a wiring board 120. The wiring board 120 has a multilayer structure in which a plurality of wiring layers and a plurality of insulating layers are arranged, and has a structure in which insulating layers of a first layer 122, a second layer 124, a third layer 126 and a fourth layer 128 are provided. The first layer 122 has a first insulating layer 121 and a second insulating layer 123. A protruded portion 132 which is protruded in a radial direction (a circumferential direction) from an outer periphery at one surface side of a first electrode pad 130 is formed on a whole periphery over a boundary surface between the first insulating layer 121 and the second insulating layer 123.Type: GrantFiled: April 8, 2008Date of Patent: March 29, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventors: Kazuhiro Kobayashi, Junichi Nakamura, Kentaro Kaneko
-
Patent number: 7911064Abstract: A mounted body of the present invention includes: a multilayer semiconductor chip 20 including a plurality of semiconductor chips 10 (10a, 10b) that are stacked; and a mounting board 13 on which the multilayer semiconductor chip 20 is mounted. In this mounted body, each of the semiconductor chips 10 (10a, 10b) in the multilayer semiconductor chip 20 has a plurality of element electrodes 12 (12a, 12b) on a chip surface 21 (21a, 21b) facing toward the mounting board 13. On the mounting board 13, electrode terminals 14 are formed so as to correspond to the plurality of element electrodes (12a, 12b), respectively, and the electrode terminals 14 of the mounting board and the element electrodes (12a, 12b) are connected electrically to each other via solder bump formed as a result of assembly of solder particles. With this configuration, a mounted body on which a stacked package is mounted can be manufactured easily.Type: GrantFiled: February 28, 2006Date of Patent: March 22, 2011Assignee: Panasonic CorporationInventors: Shingo Komatsu, Seiichi Nakatani, Seiji Karashima, Toshiyuki Kojima, Takashi Kitae, Yoshihisa Yamashita
-
Publication number: 20110053368Abstract: An apparatus and a process for the manufacture of a solder-bump adhered wafer substrate for use in the semiconductor industry, comprising one or more of the following steps including: arranging a first compressive member and a second compressive member in an opposed, compressibly displaceable, spaced-apart relationship, with a pattern plate disposed therebetween with the pattern plate having a plurality of aligned through-holes arranged thereon; filling the through-holes with a molten solder; compressing the solder and the pattern plate between the first and second opposed compressive members to compact the solder therein and cleans the pattern plate of excess solder; chilling the pattern plate to solidify the molten solder in the through-holes; and removing the pattern plate from the spaced-apart compressive members to produce a wafer with solder bumps thereon.Type: ApplicationFiled: December 14, 2009Publication date: March 3, 2011Inventors: Chunghsin Lee, Jian Zhang
-
Patent number: 7896223Abstract: Solder bumps formed on an electrode portion of a semiconductor chip are recently miniaturized, and when printing by using solder balls, the solder balls are also miniaturized. Therefore, it is required to print solder balls for printing with accuracy. Instead of a conventional squeegee, a solder ball loading member including a plurality of semi-spiral wire rods is provided at a print head portion for printing solder balls, and by pressing the solder ball loading member to a mask surface with a predetermined pressing force, turning forces of the solder balls are added by spaces formed by the wire rods. Accordingly, the solder balls are moderately dispersed, and are squeezed into an opening portion of the mask.Type: GrantFiled: August 19, 2009Date of Patent: March 1, 2011Assignee: Hitachi Plant Technologies, Ltd.Inventors: Makoto Honma, Noriaki Mukai, Shinichiro Kawabe, Akio Igarashi, Naoaki Hashimoto
-
Publication number: 20110033977Abstract: A method of forming an integrated circuit (IC) package is disclosed comprising: (a) removing oxides from side surfaces of terminals of the IC package; (b) substantially covering an underside of the terminals of the IC package; and (c) forming a solder coating on the side surfaces of terminals of the IC packages while covering the underside of the terminals of the IC package. The solder coating on the side surfaces of the terminals protects the terminals from oxidation due to aging and subsequent processes. Additionally, the solder coating on the side surfaces of the terminals substantially improves the solderability of the IC package to printed circuit boards (PCBs) or other mountings. This further facilitates the inspection of the solder attachment using less expensive and complicated methods.Type: ApplicationFiled: January 15, 2010Publication date: February 10, 2011Applicant: MAXIM INTEGRATED PRODUCTS, INC.Inventor: Kenneth J. Huening
-
Patent number: 7879713Abstract: A mounting method of a semiconductor element whereby the semiconductor element is mounted on a wiring board via an outside connection projection electrode not containing lead (Pb), the mounting method includes a step of applying a reflow heating process for connecting the outside connection projection electrode of the semiconductor element and the wiring board and then cooling the connected semiconductor element and wiring board at a cooling rate equal to and lower than 0.5° C./s.Type: GrantFiled: January 17, 2007Date of Patent: February 1, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Joji Fujimori, Seiki Sakuyama, Toshiya Akamatsu
-
Publication number: 20110006416Abstract: A method for forming a metal pillar bump structure is provided. In one embodiment, a passivation layer is formed over a semiconductor substrate and a conductive layer is formed over the passivation layer. A patterned and etched photoresist layer is provided above the conductive layer, the photoresist layer defining at least one opening therein. A metal layer is deposited in the at least one opening. Portions of the photoresist layer are etched along one or more interfaces between the photoresist layer and the metal layer to form cavities. A solder material is deposited in the at least one opening, the solder material filling the cavities and a portion of the opening above the metal layer. The remaining photoresist layer and the conductive layer not formed under the copper layer are removed. The solder material is then reflown to encapsulate the metal layer.Type: ApplicationFiled: June 1, 2010Publication date: January 13, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming Hung TSENG, Young-Chang LIEN, Chen-Shien CHEN, Chen-Cheng KUO
-
Patent number: 7847378Abstract: A wire bonder (900) with a rigid pedestal (902) having resilient inserts (920). A package (904) placed on the pedestal (902) contains an electrical device (906). The bond pads on the electrical device (906) are electrically connected to bond pads on the package (904) by a series of bond wires (908) through use of a well know bonding process. A vacuum source holds the package (904) against the pedestal (902) deforming the resilient strips (920) located in the rigid member (902) of the pedestal and ensuring good contact between the ground pads of the package (904) and conductive resilient members (920). The resilient members (920) are conductive and electrically connect the package grounds to a system ground (922).Type: GrantFiled: August 18, 2009Date of Patent: December 7, 2010Assignee: Texas Instruments IncorporatedInventors: Jeffrey W. Marsh, R. Tracy White, David L. Hamilton
-
Patent number: 7846830Abstract: The objects of the present invention is to improve the impact resistance of the semiconductor device against the impact from the top surface direction, to improve the corrosion resistance of the surface of the top layer interconnect, to inhibit the crack occurred in the upper layer of the interconnect layer when the surface of the electrode pad is poked with the probe during the non-defective/defective screening, and to prevent the corrosion of the interconnect layer when the surface of electrode pad is poked with the probe during the non-defective/defective screening. A Ti film 116, a TiN film 115 and a pad metal film 117 are formed in this sequence on the upper surface of a Cu interconnect 112. The thermal annealing process is conducted within an inert gas atmosphere to form a Ti—Cu layer 113, and thereafter a polyimide film 118 is formed, and then a cover through hole is provided thereon to expose the surface of the pad metal film 117, and finally a solder ball 120 is joined thereto.Type: GrantFiled: October 12, 2007Date of Patent: December 7, 2010Assignee: NEC Electronics CorporationInventors: Toshiyuki Takewaki, Noriaki Oda, Yorinobu Kunimune
-
Patent number: 7829985Abstract: A ball grid array (BGA) package having a half-etched bonding pad and a cut plating line and a method of fabricating the same. In the BGA package, the plating line is cut to form a predetermined uneven bonding pad using half-etching, thereby increasing the contact area between the bonding pad and a solder ball. The BGA package includes a first external layer having a first circuit pattern and a wire bonding pad pattern wherein a chip is connected to a wire bonding pad using wire bonding. A second external layer includes a second circuit pattern, a cut plating line pattern, and a half-etched uneven solder ball pad pattern. In the second external layer, another chip is mounted on a solder ball pad. An insulating layer having a through hole interposed between the first and second external layers and electrically connects the first and second external layers therethrough.Type: GrantFiled: December 4, 2008Date of Patent: November 9, 2010Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Hyo Soo Lee, Sung Eun Park
-
Patent number: 7829453Abstract: By controlling the cooling rate during the oxidation process for forming an oxide layer on solder balls and by selecting an elevated temperature as an initial temperature of the oxidation process, a reliable yet easily removable oxide layer may be obtained. Consequently, yield losses during the flip chip assembly process may be significantly reduced.Type: GrantFiled: September 13, 2006Date of Patent: November 9, 2010Assignee: Globalfoundries Inc.Inventors: Gotthard Jungnickel, Alexander Platz, Frank Kuechenmeister
-
Publication number: 20100276803Abstract: A semiconductor element (101) includes an electrode section (102) and a bump (105), a circuit board (103) includes an electrode section (104) and a bump (106), and a conductive filler (108) having a lower melting point than the melting points of the bumps (105, 106) electrically bonds the bumps (105, 106) to each other.Type: ApplicationFiled: April 30, 2010Publication date: November 4, 2010Applicant: PANASONIC CORPORATIONInventors: Takayuki Higuchi, Yoshihiro Tomura
-
Patent number: 7799607Abstract: A process for forming bumps wherein a plurality of fine bumps are uniformly formed with high productivity. In this process, a resin (13) including solder powder and a convection additive (12) is supplied onto a substrate (10) having a plurality of electrodes (11) thereon. And subsequently the substrate (10) is heated to a temperature that enables the solder powder to melt while keeping a flat plate (14) in contact with a surface of the supplied resin (13). During this heating step, the molten solder powder is allowed to self-assemble onto the electrodes (11) so that a plurality of solder balls, resulting from the grown molten solder powder, are concurrently formed on the electrodes (11) in self-alignment manner. Finally, the flat plate (14) is moved away from the surface of the supplied resin (13), and then the resin (13) is removed to provide a substrate (10) having bumps (16) formed on the plurality of the electrodes.Type: GrantFiled: August 30, 2005Date of Patent: September 21, 2010Assignee: Panasonic CorporationInventors: Seiji Karashima, Yoshihisa Yamashita, Satoru Tomekawa, Takashi Kitae, Seiichi Nakatani
-
Patent number: 7790598Abstract: According to some embodiments, a method, apparatus, and system are provided. In some embodiments, the method includes providing solder resist material on a surface of a substrate, applying mask material on top of the solder resist material, reflowing solder located in an opening formed through both the solder resist material and the mask material, and removing the mask material after the reflowing of the solder.Type: GrantFiled: February 27, 2009Date of Patent: September 7, 2010Assignee: Intel CorporationInventors: Mengzhi Pang, Christopher J. Bahr, Ravindra Tanikella, Charan Gurumurthy
-
Patent number: 7790596Abstract: An improved apparatus for positioning and aligning a patterned surface of a semiconductor structure directly opposite to solder filled patterned mold cavities of a mold structure includes a pattern based alignment too including means for identifying a mold training pattern image and a semiconductor training pattern image on a training mold structure and a training semiconductor structure, respectively, means for training the alignment tool with the training pattern images, means for storing the alignment tool trained position, means for identifying a mold pattern image and a semiconductor pattern image on the mold structure and the semiconductor structure matching the mold training pattern image and the semiconductor training pattern image, respectively, and means for aligning the identified mold pattern image with the semiconductor pattern image.Type: GrantFiled: February 5, 2008Date of Patent: September 7, 2010Assignee: Suss Microtec AGInventors: Hale Johnson, Wilhelm Lapointe
-
Patent number: 7790597Abstract: A method used during the formation of a semiconductor device assembly can include contacting an end of a conductive bump (which can be a pillar, ball, pad, post, stud, or lead as well as other types of bumps) with a conductive powder such as a solder powder to adhere the conductive powder to the end of the bump. The powder can be flowed, for example by heating, to distribute it across the end of the bump. The flowed powder can be placed in contact with a conductive pad of a receiving substrate and can then be reflowed to facilitate electrical connection between the bump and the conductive pad.Type: GrantFiled: June 6, 2008Date of Patent: September 7, 2010Assignee: Texas Instruments IncorporatedInventors: Satyendra S. Chauhan, Rajiv C. Dunne, Gary P. Morrison, Masood Murtuza
-
Publication number: 20100219527Abstract: In a metallization system of a complex semiconductor device, metal pillars, such as copper pillars, may be formed in a nail-like configuration in order to reduce the maximum mechanical stress acting on the metallization system while providing a required contact surface for connecting to the package substrate. The nail-like configuration may be obtained on the basis of appropriately configured resist masks.Type: ApplicationFiled: February 23, 2010Publication date: September 2, 2010Inventors: Frank Feustel, Kai Frohberg, Thomas Werner
-
Patent number: 7786001Abstract: An electrical structure and method of forming. The electrical structure includes a first substrate comprising a first electrically conductive pad, a second substrate comprising a second electrically conductive pad, and an interconnect structure electrically and mechanically connecting the first electrically conductive pad to the second electrically conductive pad. The interconnect structure comprises a non-solder metallic core structure, a first solder structure, and a second solder structure. The first solder structure electrically and mechanically connects a first portion of the non-solder metallic core structure to the first electrically conductive pad. The second solder structure electrically and mechanically connects a second portion of the non-solder metallic core structure to the second electrically conductive pad.Type: GrantFiled: April 11, 2007Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Stephen Leslie Buchwalter, Bruce K. Furman, Peter A. Gruber, Jae-Woong Nah, Da-Yuan Shih
-
Publication number: 20100213609Abstract: A solder bump and a conductive connection structure are provided which can conductively connect a semiconductor chip and a substrate with high connection reliability. Filler 5 is contained in a solder bump 6 and a solder joint 17 which connect a connection electrode 3 of a semiconductor chip 2 and a substrate 11, and the filler has a larger density on the side of the connection electrode 3 than on the side of the substrate 11 in the solder joint 17. Therefore, in the cooling solidification of solder, the shrinkage of the solder joint 17 near the connection electrode 3 of the semiconductor chip 2 is reduced by the filler 5 and the occurrence of a stress is reduced on the peripheral portion of the connection electrode 3, thereby preventing the occurrence of cracks near the joint.Type: ApplicationFiled: February 18, 2010Publication date: August 26, 2010Applicant: PANASONIC CORPORATIONInventors: Shigeru Kondou, Yoshihiro Tomura
-
Patent number: 7781323Abstract: In a semiconductor device manufacturing method which includes a mounting a semiconductor element having a bonding electrode on a substrate, the mounting includes supplying solder paste containing Au—Sn series solder particles onto the substrate, putting the semiconductor element having a film of an Sn alloy or Sn formed on the bonding electrode on the solder paste, and melting the Au—Sn series solder particles and the film of the Sn alloy or Sn to bond the semiconductor element to the substrate.Type: GrantFiled: March 22, 2006Date of Patent: August 24, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Kazuo Shimokawa, Akira Ushijima
-
Publication number: 20100210101Abstract: A method of providing connections to a chip having contact pads on the surface thereof, comprising: locating a discrete solder element on each pad; and melting the discrete solder elements so as to cause each of them to adhere to the respective pad, thereby forming a solder bump extending from the surface of the chip; wherein the size of each discrete solder element relative to the area of the pad on which it is located is such that the height of each bump is less than 70% of the diameter of the solder element that formed it.Type: ApplicationFiled: August 7, 2008Publication date: August 19, 2010Applicant: CAMBRIDGE SILICON RADIO LIMITEDInventor: Simon Jonathan Stacey
-
Publication number: 20100200970Abstract: A method for packaging an integrated circuit. A barrier metal pattern is disposed on a baseplate. A conductive layer is disposed on the barrier metal pattern. A photoresist having a pattern is applied to the conductive layer. A via is then disposed on the conductive layer. An integrated circuit is coupled to the via and encapsulated. Then, at least a part of the baseplate is removed. An integrated circuit package is produced by the method.Type: ApplicationFiled: April 19, 2010Publication date: August 12, 2010Applicant: Broadcom CorporationInventor: Tonglong Zhang
-
Patent number: 7772032Abstract: A manufacturing method for manufacturing an electronic device includes a first electronic component and a second electronic component; and a bond part for the first electronic component joined to another bond part for the second electronic component. In a first process of this manufacturing method, the metallic bond part for the first electronic component is placed directly against the metallic bond part for the second electronic component, pressure is applied to the first electronic component and the second electronic component and, after metallically joining the above two bond parts, the pressure applied to the first electronic component and the second electronic component is released. In a second process in the manufacturing method, a clamping member affixes the relative positions of the joined first electronic component and second electronic component, and heats the first electronic component and the second electronic component to maintain a specified temperature.Type: GrantFiled: November 18, 2008Date of Patent: August 10, 2010Assignee: NEC Electronics CorporationInventor: Yoichiro Kurita
-
Publication number: 20100193947Abstract: A flip chip interconnect of a die on a substrate is made by mating the interconnect bump onto a narrow interconnect pad on a lead or trace, rather than onto a capture pad. The width of the narrow interconnect pad is less than a base diameter of bumps on the die to be attached. Also, a flip chip package includes a die having solder bumps attached to interconnect pads in an active surface, and a substrate having narrow interconnect pads on electrically conductive traces in a die attach surface, in which the bumps are mated onto the narrow pads on the traces.Type: ApplicationFiled: April 9, 2010Publication date: August 5, 2010Applicant: STATS CHIPPAC, LTD.Inventor: Rajendra D. Pendse
-
Publication number: 20100190333Abstract: A method of forming a connection terminal may include preparing a substrate, forming a first conductor of a tube shape having an opened upper portion on the substrate, forming a second conductor on the first conductor, and annealing the second conductor so that a portion of the second conductor extends in an internal space of the first conductor through the opened upper portion.Type: ApplicationFiled: January 22, 2010Publication date: July 29, 2010Applicant: Samsung Electronics Co., LtdInventors: Myeong-Soon PARK, Eunchul Ahn, Hyunsoo Chung, Seokho Kim, Do-Yeon Choi, Jinho Chun
-
Publication number: 20100164100Abstract: A semiconductor device has a semiconductor die with a plurality of bumps formed over the die. A substrate has a plurality of conductive traces formed on the substrate. Each trace has an interconnect site for mating to the bumps. The interconnect sites have parallel edges along a length of the conductive traces under the bumps from a plan view for increasing escape routing density. The bumps have a noncollapsible portion for attaching to a contact pad on the die and fusible portion for attaching to the interconnect site. The fusible portion melts at a temperature which avoids damage to the substrate during reflow. The noncollapsible portion includes lead solder, and fusible portion includes eutectic solder. The interconnect sites have a width which is less than 1.2 times a width of the conductive trace. Alternatively, the interconnect sites have a width which is less than one-half a diameter of the bump.Type: ApplicationFiled: March 3, 2010Publication date: July 1, 2010Applicant: STATS CHIPPAC, LTD.Inventor: Rajendra D. Pendse
-
Patent number: 7745321Abstract: An integrated circuit that comprises a substrate and a structured layer on the substrate. The structured layer comprises an opening to the substrate, a first field and a second field on the substrate, wherein the first field and the second field, at least in part, overlap with the opening. The integrated circuit further comprises a first material in the area of the first field and a second material in the area of the second field. The first material impedes a wetting by a solder material, and the second provides a wetting by the solder material.Type: GrantFiled: January 11, 2008Date of Patent: June 29, 2010Assignee: Qimonda AGInventors: Alfred Martin, Barbara Hasler, Martin Franosch, Klaus-Guenter Oppermann
-
Publication number: 20100144139Abstract: A backside method for fabricating a semiconductor component with a conductive interconnect includes the step of providing a semiconductor substrate having a circuit side, a backside, and a substrate contact on the circuit side. The method also includes the steps of forming a substrate opening from the backside to the substrate contact, and then bonding the conductive interconnect to an inner surface of the substrate contact.Type: ApplicationFiled: February 10, 2010Publication date: June 10, 2010Inventors: Alan G. Wood, William M. Hiatt, David R. Hembree
-
Patent number: 7732320Abstract: An improved apparatus for semiconductor wafer bumping utilizes the injection molded solder process and is designed for high volume manufacturing. The apparatus includes equipment for filling patterned mold cavities on a mold structure with solder, equipment for positioning and aligning a patterned surface of a semiconductor structure directly opposite to the solder filled patterned mold cavities of the mold structure, a fixture tool for holding and transferring the aligned mold and semiconductor structures together, and equipment for receiving the fixture tool and transferring the solder from the aligned patterned mold cavities to the aligned patterned semiconductor first surface. The solder transfer equipment include a wafer heater stack configured to heat the semiconductor structure and a mold heater stack configured to heat the mold structure to a process temperature slightly above the solder's melting point.Type: GrantFiled: February 4, 2008Date of Patent: June 8, 2010Assignee: Suss Microtec AGInventors: Hale Johnson, G. Gerard Gormley, Emmett Hughlett
-
Patent number: 7727877Abstract: A method of manufacturing a wafer level package is disclosed, which may include: coating an insulation layer over one side of a semiconductor chip, on one side of which an electrode pad is formed, such that the electrode pad is open; forming a seed layer by depositing a conductive metal onto one side of the semiconductor chip; forming a rewiring pattern that is electrically connected with the electrode pad, by selective electroplating with the seed layer as an electrode; forming a conductive pillar that is electrically connected with the rewiring pattern, by selective electroplating with the seed layer as an electrode; and removing portions of the seed layer open to the exterior. By forming the rewiring pattern and the metal pillar using one seed layer, the manufacturing process can be simplified, whereby defects during the manufacturing process can be reduced and the reliability of the products can be improved.Type: GrantFiled: April 24, 2008Date of Patent: June 1, 2010Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon-Seok Kang, Sung Yi, Jong-Hwan Baek, Young-Do Kweon
-
Patent number: 7713782Abstract: Methods are disclosed for electrically connecting I/O bond-pads on a chip to corresponding I/O bond-pads on a substrate. In an exemplary method a respective stud-bump is formed on each I/O bond-pad on the substrate. The stud-bumps can be made of a fusible material, or a layer of fusible material can be formed on each I/O bond-pad on the chip. The chip is flipped and placed on the stud-bumps such that the I/O bond-pads on the chip are registered with the corresponding stud-bumps on the substrate. At each stud-bump, the fusible material is caused to fuse with and electrically connect the respective stud-bump to the respective I/O bond-pad on the chip. The method can include forming under-bump metallization (UBM) on each of the I/O bond-pads on the chip before placing the chip on the stud-bumps. The resulting structures provide robust I/O connections and can be fabricated using fewer process steps and using process steps that are compatible with other processes in wafer-fabrication and chip-assembly facilities.Type: GrantFiled: September 22, 2006Date of Patent: May 11, 2010Assignee: STATS ChipPAC, Inc.Inventor: Rajendra D. Pendse
-
Patent number: RE41355Abstract: The present invention provides a bonding pad structure for integrated circuit devices which allows the active circuits to be placed under bonding pads of the device without affecting the performance of the active circuits. The bonding pad structure is composed of at least two metal layers overlying the active circuits so that the bonding pad may be subjected to thermal and mechanical stresses without damaging the underlying active circuits. The metal layer underlying the bonding pad is patterned and etched forming an array of openings in the metal that may take any shape, e.g. slots, grid, circles. The present invention enables a reduction in the chip area and eliminates the parasitic resistance due to long interconnection wires between bonding pads and active regions.Type: GrantFiled: May 5, 2006Date of Patent: May 25, 2010Assignee: Intel CorporationInventors: Gregory D. Sabin, William J. Gross, Jung-Yueh Chang