Including Fusion Of Conductor Patents (Class 438/615)
-
Patent number: 7713861Abstract: The method mainly contains the following steps. First, an UBM is formed on a top side of a semiconductor's I/O pad. An isolative layer and a metallic foil are sequentially arranged in this order on the UBM. Then, a via is formed to expose the top surface of the UBM. Subsequently, a thin metallic layer is formed in the via and a resist is formed on the metallic foil. Then, by using the metallic foil and the thin metallic layer as an electrode to conduct electrical current, a metallic bump is formed using electroplating in the via on the top side of the UBM. Finally, the resist and the metallic foil are removed and the formation of the metallic bump is completed. Optionally coating on bump may be needed for certain chosen bump materials.Type: GrantFiled: January 18, 2008Date of Patent: May 11, 2010Inventor: Wan-Ling Yu
-
Patent number: 7713858Abstract: A carbon nanotube (CNT) array is patterned on a substrate. The substrate can be a microelectronic die, an interposer-type structure for a flip-chip, a mounting substrate, or a board. The CNT array is patterned by using a patterned metallic seed layer on the substrate to form the CNT array by chemical vapor deposition. The patterned CNT array can also be patterned by using a patterned mask on the substrate to form the CNT array by growing. A computing system that uses the CNT array for heat transfer from the die is also used.Type: GrantFiled: March 31, 2006Date of Patent: May 11, 2010Assignee: Intel CorporationInventors: Nachiket Raravikar, Daewoong Suh
-
Patent number: 7713860Abstract: The method mainly contains the following steps. First, an UBM is formed on a top side of a semiconductor's I/O pad. An isolative layer and a metallic foil are sequentially arranged in this order on the UBM. Then, a via is formed to expose the top surface of the UBM. Subsequently, a thin metallic layer is formed in the via and a resist is formed on the metallic foil. Then, by using the metallic foil and the thin metallic layer as an electrode to conduct electrical current, a metallic bump is formed using electroplating in the via on the top side of the UBM. Finally, the resist and the metallic foil are removed and the formation of the metallic bump is completed.Type: GrantFiled: October 13, 2007Date of Patent: May 11, 2010Inventor: Wan-Ling Yu
-
Publication number: 20100105201Abstract: A semiconductor device includes a semiconductor package, a circuit board and an interval maintaining member. The semiconductor package has a body and a lead protruded from the body. The circuit board has a first land electrically connected to the lead. The interval maintaining member is interposed between the circuit board and the body. The interval maintaining member maintains an interval between the lead and the first land. Thus, an interval between the lead and the land is uniformly maintained, so that a thermal and/or mechanical reliability of the semiconductor device is improved.Type: ApplicationFiled: December 30, 2009Publication date: April 29, 2010Applicant: SAMSUNG ELECTRONICS CORP., LTD.Inventors: Hyo-Jae Bang, Heui-Seog Kim, Dong-Chun Lee, Seong-Chan Han, Jung-Hyeon Kim
-
Publication number: 20100099222Abstract: A flip chip interconnect has a tapering interconnect structure, and the area of contact of the interconnect structure with the site on the substrate metallization is less than the area of contact of the interconnect structure with the die pad. A solder mask has an opening over the interconnect site, and the solder mask makes contact with the interconnect structure, or is in close proximity to the interconnect structure, at the margin of the opening. The flip chip interconnect is provided with an underfill. During the underfill process, the contact (or near proximity) of the solder mask with the interconnect structure interferes with flow of the underfill material toward the substrate adjacent the site, resulting in formation of a void left unfilled by the underfill, adjacent the contact of the interconnect structure with the site on the substrate metallization. The void can help provide relief from strain induced by changes in temperature of the system.Type: ApplicationFiled: December 21, 2009Publication date: April 22, 2010Applicant: STATS CHIPPAC, LTD.Inventors: Rajendra D. Pendse, KyungOe Kim, Taewoo Kang
-
Patent number: 7700476Abstract: A microelectronic assembly and method for fabricating the same are described. In an example, a microelectronic assembly includes a microelectronic device having a surface with one or more areas to receive one or more solder balls, the one or more areas having a surface finish comprising Ni. A solder material comprising Cu, such as flux or paste, is applied to the Ni surface finish and one or more solder balls are coupled to the microelectronic device by a reflow process that forms a solder joint between the one or more solder balls, the solder material comprising Cu, and the one or more areas having a surface finish comprising Ni.Type: GrantFiled: November 20, 2006Date of Patent: April 20, 2010Assignee: Intel CorporationInventors: Daewoong Suh, Stephen E. Lehman, Jr., Mukul Renavikar
-
Patent number: 7691671Abstract: Methods and systems for attaching a chip to a next level package by directing radiant energy at the chip back side while substantially preventing irradiation of the next level package are described.Type: GrantFiled: October 30, 2006Date of Patent: April 6, 2010Assignee: Intel CorporationInventor: Kristopher J. Frutschy
-
Patent number: 7682875Abstract: A method comprises applying a paste comprising metal grains, a solvent, and a sintering inhibitor to one of a die and a metal layer. The method comprises evaporating the solvent in the paste and placing the one of the die and the metal layer on the other of the die and the metal layer such that the paste contacts the die and the metal layer. The method comprises applying a force to the one of the die and the metal layer and decomposing the sintering inhibitors to form a sintered joint joining the die to the metal layer.Type: GrantFiled: May 28, 2008Date of Patent: March 23, 2010Assignee: Infineon Technologies AGInventors: Karsten Guth, Ivan Nikitin
-
Patent number: 7681779Abstract: A method for manufacturing electrical connections in wafer is provided. A plurality of openings is formed on the upper surface of a wafer by dry etching or laser drilling and then solder paste is applied to the openings. Next, the wafer is positioned in a vacuum environment and is heated to soften the solder paste. Subsequently, the vacuum is suddenly broken to have the pressure upon the upper surface of the wafer greater than that in the openings thereby pressing the molten solder paste into the openings.Type: GrantFiled: March 11, 2008Date of Patent: March 23, 2010Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Hsueh An Yang
-
Patent number: 7682961Abstract: In a first aspect, a method comprises depositing a first metal containing layer into a trench structure, which contacts a metalized area of a semiconductor structure. The method further includes patterning at least one opening in a resist to the first metal containing layer. The opening should be in alignment with the trench structure. At least a pad metal containing layer is formed within the at least one opening (preferably by electroplating processes). The resist and the first metal layer underlying the resist are then etched (with the second metal layer acting as a mask, in embodiments). The method includes flowing solder material within the trench and on pad metal containing layer after the etching process. The structure is a controlled collapse chip connection (C4) structure comprising at least one electroplated metal layer formed in a resist pattern to form at least one ball limiting metallurgical layer. The structure further includes an underlying metal layer devoid of undercuts.Type: GrantFiled: June 8, 2006Date of Patent: March 23, 2010Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter
-
Patent number: 7678681Abstract: In an electronic component built-in substrate of the present invention, an electronic component is mounted on a mounted body having a first wiring layer, the electronic component is embedded in an insulating layer, a conductive ball is arranged to pass through the insulating layer and connected electrically to the first wiring layer, a second wiring layer connected electrically to the conductive ball is formed on the insulating layer, and the first wiring layer and the second wiring layer are interlayer-connected via the conductive ball.Type: GrantFiled: May 4, 2007Date of Patent: March 16, 2010Assignee: Shinko Electric Industries, Co., Ltd.Inventor: Kiyoshi Oi
-
Patent number: 7666780Abstract: A method is provided for the making of interconnect solder bumps on a wafer or other electronic device. The method is particularly useful for the well-known C4NP interconnect technology and determines if any off-set resulted between the solder mold array and the wafer capture array during the transfer process. The amount of off-set enables the operator to adjust the transfer tool before solder transfer to compensate for the off-set caused by the transfer process and provides a more cost-effective and efficient solder transfer process. A solder reactive material surrounding the capture pads is used to determine where the solder reacts with the solder reactive material showing the off-set resulting from the transfer process. Copper is a preferred solder reactive material.Type: GrantFiled: December 12, 2007Date of Patent: February 23, 2010Assignee: International Business Machines CorporationInventors: Jerry A. Gorrell, Sarah H. Knickerbocker, Srinivasa S. N. Reddy
-
Publication number: 20100032836Abstract: A method and device for enhanced reliability for semiconductor devices using dielectric encasement is disclosed. The method and device are directed to improving the reliability of the solder joint that connects the integrated circuit (IC) chip to the substrate. The method comprises applying a layer of a photoimageable permanent dielectric material to a top surface of the semiconductor device, and patterning the layer of the photoimageable permanent dielectric material to have an opening over each feature. The method further comprises dispensing or stencil printing fluxing material into the permanent dielectric material openings, and applying solder, which contains no flux, to a top surface of the fluxing material. In one or more embodiments, the method further comprises heating the semiconductor device to a reflow temperature appropriate for the reflow of the solder, thereby causing the solder to conform to sidewalls of the permanent dielectric material openings to form a protective seal.Type: ApplicationFiled: August 6, 2009Publication date: February 11, 2010Applicant: FLIPCHIP INTERNATIONAL, LLCInventors: John J.H. Reche, Michael E. Johnson, Guy F. Burgess, Anthony P. Curtis, Stuart Lichtenthal
-
Patent number: 7655553Abstract: A method of packing electronic devices and an apparatus thereof are disclosed herein. The method allows for usage of solder materials with a melting temperature of 180° C. or higher, such as from 210° C. to 300° C., and from 230° C. to 260° C., so as to provide reliable and robust packaging. This method is particularly useful for packaging electronic devices that are sensitive to temperatures, such as microstructures, which can be microelectromechanical devices (MEMS), such as micromirror array devices.Type: GrantFiled: January 11, 2007Date of Patent: February 2, 2010Assignee: Texas Instruments IncorporatedInventor: Gregory P. Schaadt
-
Patent number: 7651938Abstract: Thermal interface materials and method of using the same in packaging are provided. In one aspect, a thermal interface material is provided that includes an indium preform that has a first surface and a second surface opposite to the first surface, an interior portion and a peripheral boundary. The indium preform has a channel extending from the peripheral boundary towards the interior portion. The channel enables flux to liberate during thermal cycling.Type: GrantFiled: June 7, 2006Date of Patent: January 26, 2010Assignee: Advanced Micro Devices, Inc.Inventors: Seah Sun Too, Hsiang Wan Liau, Janet Kirkland, Tek Seng Tan, Maxat Touzelbaev, Raj N. Master
-
Patent number: 7642135Abstract: A thermal mechanical process for bonding a flip chip die to a substrate. The flip chip die includes a plurality of copper pillar bumps, each copper pillar bump of the plurality of copper pillar bumps having a copper portion attached to the die and a bonding cap attached to the copper portion. The process includes positioning the die on the substrate such that the bonding cap of each copper pillar bump of the plurality of copper pillar bumps contacts a corresponding respective one of a plurality of bonding pads on the substrate, and thermosonically bonding the die to the substrate.Type: GrantFiled: December 17, 2007Date of Patent: January 5, 2010Assignee: Skyworks Solutions, Inc.Inventor: Steve Xin Liang
-
Publication number: 20090309219Abstract: Methods for making solder balls, which can be used to bump semiconductor wafers are disclosed. Methods for bumping semiconductor wafers with the solder balls are also disclosed. The solder balls can be made using an injection molded soldering (IMS) process.Type: ApplicationFiled: August 19, 2009Publication date: December 17, 2009Applicant: IBM CorporationInventors: Peter A. Gruber, Barry A. Hochlowski, David T. Naugle
-
Publication number: 20090302469Abstract: A semiconductor device which includes a first semiconductor chip 10, a first electrode 12 formed on the first semiconductor chip 10, a second semiconductor chip 20 to which the first semiconductor chip 10 is mounted, a second electrode 22 with a protrusion 24, which is formed on the second semiconductor chip 20, and a solder bump 14 which bonds the first electrode 12 and the second electrode 22 to cover at least a part of a side surface of the protrusion 24, and a method for manufacturing thereof are provided.Type: ApplicationFiled: October 22, 2008Publication date: December 10, 2009Inventors: Naomi MASUDA, Masataka HOSHINO, Ryota FUKUYAMA
-
Patent number: 7629246Abstract: A Micro SMDxt package is provided that configured for mounting to a circuit board. The SMDxt package includes a silicon-based IC having an array of contact pads on one side of thereof, and a die electrically attached to the silicon-based IC. A plurality of solder balls is included, each of which has a polymeric core surrounded by a metallic shell that in turn is surrounded by a layer of solder material. Further, each solder ball is positioned in contact with a corresponding contact pad of the package. An intertwined intermetallic fusion layer is formed through the fusion between material components of the contact pads and the solder material, via heat treatment. The intermetallic fusion extends between and from an outer surface of the metallic shell of each solder to an outer surface of a corresponding contact pad to form a high strength intermetallic solder joint therebetween.Type: GrantFiled: August 30, 2007Date of Patent: December 8, 2009Assignee: National Semiconductor CorporationInventors: Viraj Patwardhan, Hau Nguyen
-
Patent number: 7618844Abstract: A semiconductor chip packaging on a flexible substrate is disclosed. The chip and the flexible substrate are provided with corresponding raised and indented micron-scale contact pads with the indented contact pads partially filled with a liquid amalgam. After low temperature amalgam curing, the chip and the substrate form a flexible substrate IC packaging with high conductivity, controllable interface layer thickness, micron-scale contact density and low process temperature. Adhesion between the chip and the substrate can be further enhanced by coating other areas with non-conducting adhesive.Type: GrantFiled: August 18, 2005Date of Patent: November 17, 2009Assignee: Intelleflex CorporationInventor: James Sheats
-
Patent number: 7611041Abstract: A highly reliable semiconductor chip electrode structure allowing control of interface reaction of bonding sections even in the case of using two- or three-element solder used conventionally is disclosed. A solder alloy making layer for preventing dissolving and diffusion of tin into tin-based lead free solder is thinly formed on a UBM layer. The tin-based solder is supplied in solder paste or solder ball form. A combined solder alloy layer composed of a combination of intermetallic compounds, one of tin and the solder alloy making layer, and one of tin and the UBM layer, is formed by heating and melting.Type: GrantFiled: August 30, 2007Date of Patent: November 3, 2009Assignee: NEC CorporationInventors: Masamoto Tago, Tomohiro Nishiyama, Tetuya Tao, Kaoru Mikagi
-
Patent number: 7608533Abstract: There is described-novel bonding and interconnecting techniques for use with semiconductor die for the creation of thermally efficient, physically compliant Ultra High Vacuum Tubes and the novel tube resulting therefrom.Type: GrantFiled: January 3, 2006Date of Patent: October 27, 2009Assignee: Intevac, Inc.Inventors: Kenneth A Costello, Kevin James Roderick
-
Patent number: 7575994Abstract: The invention provides a CSP type semiconductor device with high reliability. The semiconductor device includes a pad electrode formed on a semiconductor substrate, a first passivation film covering an end portion of the pad electrode and having a first opening on the pad electrode, a plating layer formed on the pad electrode in the first opening, a second passivation film covering an exposed portion of the pad electrode between an end portion of the first passivation film and the plating layer, covering an end portion of the plating layer, and having a second opening on the plating layer, and a conductive terminal formed on the plating layer in the second opening.Type: GrantFiled: June 13, 2006Date of Patent: August 18, 2009Assignee: SANYO Electric Co., Ltd.Inventors: Yuichi Morita, Shinzo Ishibe, Takashi Noma, Hisao Otsuka, Yukihiro Takao, Hiroshi Kanamori
-
Patent number: 7569473Abstract: Apparatus and methods are disclosed relating to semiconductor assemblies. A semiconductor assembly includes an interposer which may be constructed from a flexible material, such as a polyimide tape. A pattern of conductive traces disposed on a first surface of the interposer is in electrical communication with a semiconductor die attached to the first surface. Interconnect recesses accessible on the opposite second surface expose one or more conductive traces. A conductive element, such as a solder ball, disposed substantially within the interconnect recess allows the assembly to be mounted on a substrate or a similar assembly. By substantially containing the conductive element within the interconnect recess, the height of the completed assembly is reduced. Assemblies may be stacked to form multidie assemblies. Interconnect structures, such as connection pads, or enlarged traces upon the first surface are employed to connect stacked assemblies.Type: GrantFiled: June 8, 2007Date of Patent: August 4, 2009Assignee: Micron Technology, Inc.Inventors: Teck Kheng Lee, Cher Khng Victor Tan
-
Patent number: 7560374Abstract: A mold for forming a conductive bump, a method of fabricating the mold, and a method of forming a bump on a wafer using the mold are provided. The bump can be formed by employing various materials, the mold can be repeatedly used several times because the mold is not damaged, and due to a high precision, the pitch of the bumps is not limited. The mold for forming a conductive bump comprises a first substrate having a groove to form a bump; a second substrate for vacuum adsorption formed below the first substrate, and having a through-hole in communication with the groove; and a mask layer formed on the first substrate, and used to form the groove.Type: GrantFiled: June 14, 2007Date of Patent: July 14, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Tae-Joo Hwang
-
Patent number: 7547579Abstract: A method and apparatus for underfilling a gap between a semiconductor die or device and a substrate, where the semiconductor die or device is electrically connected to the substrate so that an active surface of the semiconductor die is facing a top surface of the substrate with the gap therebetween. A silane layer is applied to the active surface of the semiconductor die, the upper surface of the substrate, and/or both to increase the surface tension thereon. The increased surface tension thereby allows the underfill material to fill the gap via capillary action in a lesser flow time more effectively, and therefore, is more efficient than conventional underfilling methods.Type: GrantFiled: April 6, 2000Date of Patent: June 16, 2009Assignee: Micron Technology, Inc.Inventor: Tongbi Jiang
-
Patent number: 7547625Abstract: One inventive aspect is related to a method of bonding two elements. The method comprises producing on a first element a first micropattern, comprising a first metal layer. The method further comprises producing on a second element a second micropattern, comprising a second metal layer. The method further comprises applying onto the first micropattern and/or on the second micropattern a layer of solder material. The method further comprises producing on at least one of the elements a patterned non-conductive adhesive layer around the micropattern on the element. The method further comprises joining the first micropattern and the second micropattern by means of a thermocompression or reflow method, wherein the producing of an adhesive layer is performed before the joining such that the first and second elements are secured to each other by the adhesive layer(s) after joining.Type: GrantFiled: June 7, 2006Date of Patent: June 16, 2009Assignee: Interuniversitair Microelektronica Centrum vzw (IMEC)Inventors: Eric Beyne, Riet Labie
-
Patent number: 7544599Abstract: A manufacturing method of a solder ball disposing surface structure on a core board including: providing a core board with a first metal layer and an opposing metal bump-equipped second metal layer; forming resists on the first and second metal layers respectively; forming third, fourth and fifth openings in the resists; removing the first and second metal layers in the third and fourth openings to form first and second circuit layers and metal pads respectively; removing the metal bumps in the fifth openings to form metal flanges; removing the resists; forming first and second insulative protection layers on the first and second circuit layers and metal pads respectively; forming first and second openings in the first and second insulative protection layers to expose the first circuit layer as electrical connecting pads and expose the metal flanges respectively. Accordingly, increased contact surface area for mounting conductive elements prevents detachment thereof.Type: GrantFiled: October 17, 2007Date of Patent: June 9, 2009Assignee: Phoenix Precision Technology CorporationInventor: Shih-Ping Hsu
-
Patent number: 7534715Abstract: Electronic devices and methods for fabricating electronic devices are described. One method includes providing a plurality of first metal bumps on a first surface, and a plurality of second metal bumps on a second surface, wherein at least one of (i) the plurality of first metal bumps, and (ii) the plurality of second metal bumps, comprises a solder. The method also includes forming a metal region including indium and tin, on at least one of (i) the plurality of first metal bumps, and (ii) the plurality of second metal bumps. The method also includes positioning the first metal bumps on the second metal bumps, and heating the metal bumps and the metal region and melting the solder. Other embodiments are described and claimed.Type: GrantFiled: December 29, 2005Date of Patent: May 19, 2009Assignee: Intel CorporationInventors: Susheel Jadhav, Daoqiang Lu, Nitin Deshpande
-
Patent number: 7535112Abstract: The invention includes a semiconductor construction having a wire bonding region associated with a metal-containing layer, and having radiation-imageable material over the metal-containing layer. The radiation-imageable material can be configured as a multi-level pattern having a first topographical region with a first elevational height and a second topographical region with a second elevational height above the first elevational height. The second topographical region can be laterally displaced from the bonding region by at least a lateral width of the first topographical region, with said lateral width being at least about 10 microns. Additionally, or alternatively, the elevational height of the second topographical region can be at least about 2 microns above the elevational height of the first topographical region.Type: GrantFiled: October 20, 2006Date of Patent: May 19, 2009Assignee: Micron Technology, Inc.Inventors: John Aiton, Joseph M. Richards, J. Brett Rolfson, John M. Drynan
-
Patent number: 7528061Abstract: Systems and methods for solder bonding that employ an equilibrium solidification process in which the solder is solidified by dissolving and alloying metals that raise the melting point temperature of the solder. Two or more structure surfaces may be solder bonded, for example, by employing heating to melt the solder and holding the couple at a temperature above the initial solder melting point of the solder until interdiffusion reduces the volume fraction of liquid so as to form a solid bond between surfaces before cooling to below the initial melting point of the solder.Type: GrantFiled: May 31, 2005Date of Patent: May 5, 2009Assignee: L-3 Communications CorporationInventors: Athanasios J. Syllaios, John H. Tregilgas, Roland W. Gooch
-
Patent number: 7521797Abstract: A method of manufacturing a substrate joint body by mounting a TFT on a wiring substrate includes a step of arranging an electrode pad of the wiring substrate and an electrode pad of the TFT at a predetermined interval and mechanically coupling the wiring substrate and the TFT with a adhesive and a step of electrically coupling the wiring substrate and the TFT by growing a bump from the electrode pad of the wiring substrate and/or the electrode pad of the TFT.Type: GrantFiled: March 7, 2005Date of Patent: April 21, 2009Assignee: Seiko Epson CorporationInventors: Tsuyoshi Yoda, Suguru Akagawa
-
Patent number: 7517788Abstract: According to some embodiments, a method, apparatus, and system are provided. In some embodiments, the method includes providing solder resist material on a surface of a substrate, applying mask material on top of the solder resist material, reflowing solder located in an opening formed through both the solder resist material and the mask material, and removing the mask material after the reflowing of the solder.Type: GrantFiled: December 29, 2005Date of Patent: April 14, 2009Assignee: Intel CorporationInventors: Mengzhi Pang, Christopher J. Bahr, Ravindra Tanikella, Charan Gurumurthy
-
Patent number: 7514351Abstract: A solder resist having first opening portions on positions corresponding to electrodes and a second opening portion on a mask providing position is formed on the substrate. A flux mask whose thickness is substantially same as the solder resist is arranged in the second opening portion and then a flux is filled in the first opening portions. The flux mask is removed and then a solder ball mounting mask is arranged over the substrate such that its supporting portion is positioned in the second opening portion. Solder balls are mounted on the flux formed on the electrodes by using the solder ball mounting mask. The solder ball mounting mask is removed and then the solder balls are joined to the electrodes by executing the heating process.Type: GrantFiled: October 23, 2007Date of Patent: April 7, 2009Assignee: Shinko Electric Industries Co., Ltd.Inventor: Hideaki Sakaguchi
-
Publication number: 20090085206Abstract: A method of forming solder bumps on a substrate is disclosed. The method includes forming a plurality of contact points on the substrate. The method further includes depositing a layer of surface finish material on the plurality of contact points. Furthermore, the method includes disposing a plurality of solder balls on the layer of surface finish material. Each solder ball of the plurality of solder balls has conductive material including a solder alloy and Phosphorus. Thereafter, the method includes applying a solder reflow process to the plurality of solder balls to configure a plurality of solder bumps on the substrate layer. The concentration of the Phosphorus in the solder material is based on target performance characteristic of the substrate having the plurality of solder bumps.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Applicant: INTEL CORPORATIONInventors: Omar Bchir, Ravi Nalla
-
Patent number: 7510958Abstract: A method of manufacturing a semiconductor device includes an improved bump forming process. The bump forming process includes a bump forming step for forming a bump on the pad by feeding a gold wire from a capillary while moving the capillary; a sliding step of slightly moving the capillary in an almost horizontal direction after the formation of the bump to reduce the strength of the base portion of the gold wire connected to the bump; and a wire cutting step of cutting the gold wire at the base portion after the sliding step. In the sliding step, a moving speed of the capillary is made smaller than that in the bump forming step.Type: GrantFiled: December 5, 2006Date of Patent: March 31, 2009Assignee: Renesas Technology Corp.Inventors: Tetsuya Iwata, Namiki Moriga
-
Patent number: 7494844Abstract: A method for manufacturing a substrate having a cavity is disclosed. The method comprises: (a) forming a first circuit pattern on one side of a seed layer by use of a first dry film; (b) laminating a second dry film on the first dry film, the thickness of the second dry film corresponding to the depth of the cavity to be formed; (c) laminating a dielectric layer on an area outside of where the cavity is to be formed, the thickness of the dielectric layer corresponding to the depth of the cavity to be formed; (d) laminating on the seed layer a copper foil laminated master having a second circuit pattern; and (e) forming the cavity by peeling off the first dry film and the second dry film after removing the seed layer. The method in accordance with the present invention can mount a plurality of integrated circuits by reducing the thickness of a substrate on a package on package.Type: GrantFiled: September 21, 2006Date of Patent: February 24, 2009Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Hoe-Ku Jung, Myung-Sam Kang, Jung-Hyun Park
-
Patent number: 7485562Abstract: The present invention defines a packaging implementation providing a multichip multilayer system on a chip solution. Greater integration of a plurality and variety of known good die contained within cavities formed in a separate substrate is achieved. Additional redistribution and interconnect layers above the multichip configuration may be formed with the redistribution layers terminating in electrical connections such as conductive bumps or balls. In one embodiment, the substrate cavities receive signal device connections, such as conductive bumps, of a plurality of semiconductor dice in a flip-chip configuration. A portion of the substrate's back surface is then removed to a depth sufficient to expose the conductive bumps. In another embodiment, the cavities receive the semiconductor dice with their active surface facing up, wherein metal layer connections are formed and coupled to bond pads or other electrical connectors of the semiconductor dice.Type: GrantFiled: January 3, 2005Date of Patent: February 3, 2009Assignee: Micron Technology, Inc.Inventors: Swee Kwang Chua, Siu Waf Low, Yong Poo Chia, Meow Koon Eng, Yong Loo Neo, Suan Jeung Boon, Suangwu Huang, Wei Zhou
-
Patent number: 7485564Abstract: A system and method for eliminating undercut when forming a C4 solder bump for BLM (Ball Limiting Metallurgy) and improving the C4 pitch. In the process, a barrier layer metal stack is deposited above a metal pad layer. A top layer of the barrier layer metals (e.g., Cu) is patterned by CMP with a bottom conductive layer of the barrier metal stack removed by etching. The diffusion barrier and C4 solder bump may be formed by electroless plating, in one embodiment, using a maskless technique, or by an electroplating techniques using a patterned mask. This allows the pitch of the C4 solder bumps to be reduced.Type: GrantFiled: February 12, 2007Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter
-
Publication number: 20080284013Abstract: A method for manufacturing a semiconductor device includes: when bonding a bump of an IC chip to a bonding position of a wiring pattern that is formed on an insulating film base member and has a surface covered by a plating layer, forming a plating layer around the bonding position among the wiring pattern at least in an outer peripheral section of a peeled surface of a portion of the wiring pattern peeled from the film base member.Type: ApplicationFiled: February 8, 2008Publication date: November 20, 2008Applicant: Seiko Epson CorporationInventor: Shigehisa TAJIMI
-
Patent number: 7452800Abstract: A bonding technique suitable for bonding a non-metal body, such as a silicon MEMS sensor, to a metal surface, such a steel mechanical component is rapid enough to be compatible with typical manufacturing processes, and avoids any detrimental change in material properties of the metal surface arising from the bonding process. The bonding technique has many possible applications, including bonding of MEMS strain sensors to metal mechanical components. The inventive bonding technique uses inductive heating of a heat-activated bonding agent disposed between metal and non-metal objects to quickly and effectively bond the two without changing their material properties. Representative tests of silicon to steel bonding using this technique have demonstrated excellent bond strength without changing the steel's material properties.Type: GrantFiled: November 9, 2006Date of Patent: November 18, 2008Assignee: The Regents of the University of CaliforniaInventors: Brian D. Sosnowchik, Liwei Lin, Albert P. Pisano
-
Publication number: 20080230926Abstract: An inorganic solder mask (48) for use as a surface treatment in masking a connection conductor (32) of a semi-conductor chip package (10) against solder wetting when mounting the chip package (10) to a printed wiring board (50) or other substrate. The connection conductor (32) is partially covered by a metallization contact (42) formed from a distinct metal. The inorganic solder mask (46) is applied to an exposed portion (44) of the connection conductor (32) not covered by the metallization contact (42). The metallization contact (42) is not coated by the inorganic solder mask (46). The presence of the inorganic solder mask (46) significantly reduces or prevents wetting of the exposed portion (44) when molten solder is present on the connection conductor (32) without affecting the solidified solder layer (48) formed on the metallization contact (42). As a result, an extraneous mass of solder does not solidify on the exposed portion (44) of the connection conductor (32).Type: ApplicationFiled: November 3, 2006Publication date: September 25, 2008Applicant: NXP B.V.Inventors: Paul Dijkstra, Hans Van Rijckevorsel, Roelf Groenhuis
-
Publication number: 20080227240Abstract: The present invention relates to a method of making a robust wafer level chip scale package and, in particular, a method that prevents cracking of the passivation layer during solder flow and subsequent multiple thermal reflow steps. In one embodiment, a passivation layer that is formed using a highly compressive insulating material is used. In another aspect, another layer is applied over the passivation layer to assist with preventing cracking of the passivation layer.Type: ApplicationFiled: March 12, 2007Publication date: September 18, 2008Inventors: Umesh Sharma, Harry Yue Gee, Phillip Gene Holland
-
Publication number: 20080206980Abstract: A method for manufacturing a semiconductor device includes forming an electrode; forming a projection projecting with respect to the electrode by melting a resin; and providing a conductive layer electrically connected to the electrode. The conductive layer is extended to an upper surface of the projection. Therefore, productivity of the semiconductor is improved.Type: ApplicationFiled: April 14, 2008Publication date: August 28, 2008Applicant: SEIKO EPSON CORPORATIONInventor: Shuichi TANAKA
-
Patent number: 7416969Abstract: A process for the production of a void-free semiconductor wafer for the electronics industry, comprising the steps of: applying a coating of a solder paste to a semiconductor wafer through a photoresist film; heating and applying a vacuum to the wafer in a reflow furnace with a controlled formic acid vapor ambient to for a first reflow to remove the flux and form void free solder bumps on the wafer; processing the wafer to remove the photoresist film; heating the wafer in a reflow furnace with a controlled formic acid vapor ambient for a second reflow to remove surface oxides from the wafer and to form the solder into final void free metal solder bumps.Type: GrantFiled: February 26, 2005Date of Patent: August 26, 2008Inventor: Jian Zhang
-
Publication number: 20080185721Abstract: A semiconductor device of the present invention includes a circuit board having a number of electrode portions on the front side and the underside, an electronic circuit element such as a semiconductor chip bonded to the electrode portions on the front side of the circuit board and composing an electronic circuit; and a plurality of ball electrodes for external connection, the ball electrodes being formed on the electrode portions on the underside of the circuit board. Of the electrode portions on the underside of the circuit board, an electrode portion on the outer periphery is formed larger than an electrode portion on the inner periphery. The plurality of ball electrodes are solder balls heated and melted on the electrode portions on the underside of the board so as to form an alloy on the interfaces, the solder balls containing tin and silver but not containing lead.Type: ApplicationFiled: January 29, 2008Publication date: August 7, 2008Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Kouji Oomori, Seishi Oida
-
Publication number: 20080188072Abstract: An improved apparatus for semiconductor wafer bumping utilizes the injection molded solder process and is designed for high volume manufacturing. The apparatus includes equipment for filling patterned mold cavities on a mold structure with solder, equipment for positioning and aligning a patterned surface of a semiconductor structure directly opposite to the solder filled patterned mold cavities of the mold structure, a fixture tool for holding and transferring the aligned mold and semiconductor structures together, and equipment for receiving the fixture tool and transferring the solder from the aligned patterned mold cavities to the aligned patterned semiconductor first surface. The solder transfer equipment include a wafer heater stack configured to heat the semiconductor structure and a mold heater stack configured to heat the mold structure to a process temperature slightly above the solder's melting point.Type: ApplicationFiled: February 4, 2008Publication date: August 7, 2008Applicant: SUSS MICROTEC AGInventors: Hale Johnson, G. Gerard Gormley, Emmett Hughlett
-
Publication number: 20080164609Abstract: Methods for making solder balls, which can be used to bump semiconductor wafers are disclosed. Methods for bumping semiconductor wafers with the solder balls are also disclosed. The solder balls can be made using an injection molded soldering (IMS) process.Type: ApplicationFiled: January 8, 2007Publication date: July 10, 2008Applicant: International Business Machines CorporationInventors: Peter A. Gruber, Barry A. Hochlowski, David T. Naugle
-
Patent number: 7390735Abstract: A method of forming packages containing SiC or other semiconductor devices bonded to other components or conductive surfaces utilizing transient liquid phase (TLP) bonding to create high temperature melting point bonds using in situ formed ternary or quaternary mixtures of conductive metals and the devices created using TLP bonds of ternary or quaternary materials. The compositions meet the conflicting requirements of an interconnect or joint that can be exposed to high temperature, and is thermally and electrically conductive, void and creep resistant, corrosion resistant, and reliable upon temperature and power cycling.Type: GrantFiled: January 7, 2005Date of Patent: June 24, 2008Assignee: Teledyne Licensing, LLCInventor: Vivek Mehrotra
-
Publication number: 20080132054Abstract: A method of forming contacts between at least one metallic layer and at least one semiconductor substrate through at least one layer of dielectric in a semiconductor device. The semiconductor device includes, on at least one base face of the semiconductor substrate, the dielectric layer. The metallic layer is stacked on the dielectric layer. The heated ends of plural protruding elements assembled on a support are brought into contact with the metallic layer simultaneously, thereby creating zones of melted metal under the heated ends of the protruding elements. The melted metal traverses the dielectric and amalgamates with the semiconductor of the substrate at the level of the zones of melted metal, thereby creating the contacts.Type: ApplicationFiled: February 6, 2006Publication date: June 5, 2008Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUEInventors: Pierre Jean Ribeyron, Emmanuel Rolland