Plural Layered Electrode Or Conductor Patents (Class 438/652)
-
Publication number: 20100140803Abstract: A method of manufacturing a semiconductor device having a transition layer, including (a) forming a wiring and a die pad on a wafer, (b) forming a thin film layer on an entire surface of the wafer obtained in the step (a), (c) forming a resist layer on the thin film layer, and forming a thickening layer on a resist layer unformed section, (d) peeling the resist layer, (e) removing the thin film layer by etching, and (f) dividing the wafer to thereby form semiconductor devices.Type: ApplicationFiled: February 2, 2010Publication date: June 10, 2010Applicant: IBIDEN CO., LTD.Inventors: Hajime SAKAMOTO, Dongdong WANG
-
Publication number: 20100130005Abstract: A method of fabricating a semiconductor device by filling carbon nanotubes in a recess is disclosed. The method of fabricating the semiconductor device comprises patterning a mold on a substrate, coating carbon nanotubes on an entire surface of the recess and the mold formed by the patterning, filling the carbon nanotubes coated on the an entire surface of the mold in the recess, and removing the mold.Type: ApplicationFiled: July 31, 2006Publication date: May 27, 2010Inventors: Byung Chul Lee, Jeong Oen Lee, Yang Kyu Choi, Jun-Bo Yoon
-
Publication number: 20100123170Abstract: A semiconductor device includes a transistor, a conductive pad, and a contact. The conductive pad is electrically connected to the transistor. The conductive pad may include, but is not limited to, a first region and a second region. The contact is electrically connected to the conductive pad. At least a main part of the first region overlaps the transistor in plan view. At least a main part of the second region does not overlap the transistor in plan view. At least a main part of the contact overlaps the second region in plan view. The at least main part of the contact does not overlap the first region in plan view. The at least main part of the contact does not overlap the transistor in plan view.Type: ApplicationFiled: November 18, 2009Publication date: May 20, 2010Inventor: Hiroyuki FUJIMOTO
-
Publication number: 20100117051Abstract: A memory cell that includes a first contact having a first surface and an opposing second surface; a second contact having a first surface and an opposing second surface; a memory material layer having a first surface and an opposing second surface; and a nanoporous layer having a first surface and an opposing second surface, the nanoporous layer including at least one nanopore and dielectric material, the at least one nanopore being substantially filled with a conductive metal, wherein a surface of the nanoporous layer is in contact with a surface of the first contact or the second contact and the second surface of the nanoporous layer is in contact with a surface of the memory material layer.Type: ApplicationFiled: November 12, 2008Publication date: May 13, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Wei Tian, Venkatram Venkatasamy, Ming Sun, Michael Xuefei Tang, Insik Jin, Dimitar V. Dimitrov
-
Publication number: 20100120231Abstract: A method for manufacturing a semiconductor device according to the present invention includes the following step: a step (S10) of forming a GaN-based semiconductor layer, a step (S20) of forming an Al film on the GaN-based semiconductor layer, a step (S30, S40) of forming a mask layer composed of a material having a lower etching rate than that of the material constituting the Al film, a step (S50) of partially removing the Al film and the GaN-based semiconductor layer using the mask layer as a mask to form a ridge portion, a step (S60) of retracting the positions of the side walls at the ends of the Al film from the positions of the side walls of the mask layer, a step (S70) of forming a protection film composed of a material having a lower etching rate than that of the material constituting the Al film on the side surfaces of the ridge portion and on the upper surface of the mask layer, and a step (S80) of removing the Al film to remove the mask layer and the protection film formed on the upper surface of tType: ApplicationFiled: February 12, 2009Publication date: May 13, 2010Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Hiroyuki Kitabayashi, Koji Katayama, Satoshi Arakawa
-
Patent number: 7713876Abstract: A method for integrating a Ru layer with bulk Cu in semiconductor manufacturing. The method includes depositing a Ru layer onto a substrate in a chemical vapor deposition process, modifying the deposited Ru layer by oxidation, or nitridation, or a combination thereof, depositing an ultra thin Cu layer onto the modified Ru layer, and plating a Cu layer onto the ultra thin Cu layer.Type: GrantFiled: September 28, 2005Date of Patent: May 11, 2010Assignee: Tokyo Electron LimitedInventor: Kenji Suzuki
-
Patent number: 7713856Abstract: The present invention relates to a high-power semiconductor laser having low divergence and low astigmatism, this laser being including, in an active layer, a first part in the form of a narrow monomode stripe with transverse index guiding terminating in a second part flaring out from the first part, also with transverse index guiding.Type: GrantFiled: December 16, 2005Date of Patent: May 11, 2010Assignee: ThalesInventors: Michel Krakowski, Michel Calligaro
-
Publication number: 20100110746Abstract: A memory cell that includes a memory element configured for switching from a first data state to a second data state by passage of current therethrough. The memory cell includes a top electrode and a bottom electrode for providing the current through the memory cell, and an alignment element positioned at least between the top electrode and the top surface of the memory element, the alignment element having an electrically conductive body tapering from the top electrode to the top surface of the memory element. Methods for forming the memory cell are also described.Type: ApplicationFiled: March 12, 2009Publication date: May 6, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Christina Laura Hutchinson, Insik Jin, Lance Eugene Stover
-
Patent number: 7709377Abstract: A thin film including multi components and a method of forming the thin film are provided, wherein a method according to an embodiment of the present invention, a substrate is loaded into a reaction chamber. A unit material layer is formed on the substrate. The unit material layer may be formed of a mosaic atomic layer composed of two kinds of precursors containing components constituting the thin film. The inside of the reaction chamber is purged, and the MAL is chemically changed. The method of forming the thin film of the present invention requires fewer steps than a conventional method while retaining the advantages of the conventional method, thereby allowing a superior thin film yield in the present invention than previously obtainable.Type: GrantFiled: July 8, 2005Date of Patent: May 4, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-hyun Lee, Dae-sig Kim, Yo-sep Min, Young-jin Cho
-
Patent number: 7709325Abstract: The present invention in one embodiment provides a method of forming an electrode that includes the steps of providing at least one metal stud in a layer of an interlevel dielectric material; forming a pillar of a first dielectric material atop the at least one metal stud; depositing an electrically conductive material atop the layer of the interlevel dielectric material and an exterior surface of the pillar, wherein a portion of the electrically conductive material is in electrical communication with the at least one metal stud; forming a layer of a second dielectric material atop the electrically conductive material and the substrate; and planarizing the layer of the second dielectric material to expose an upper surface of the electrically conductive material.Type: GrantFiled: March 6, 2008Date of Patent: May 4, 2010Assignee: International Business Machines CorporationInventors: Eric A. Joseph, Chung H. Lam, Alejandro G. Schrott
-
Patent number: 7704880Abstract: A method is provided for manufacturing removable contact structures on the surface of a substrate to conduct electricity from a contact member to the surface during electroprocessing. The method comprises forming a conductive layer on the surface. A predetermined region of the conductive layer is selectively coated by a contact layer so that the contact member touches the contact layer as the electroprocessing is performed on the conductive layer.Type: GrantFiled: August 12, 2008Date of Patent: April 27, 2010Assignee: Novellus Systems, Inc.Inventors: Cyprian E. Uzoh, Bulent M. Basol, Hung-Ming Wang, Homayoun Talieh
-
Patent number: 7700481Abstract: A method for manufacturing a semiconductor device. The method comprises forming a metal layer on a silicon-containing layer located on a semiconductor substrate. The method also comprises reacting a portion of the metal layer with the silicon-containing layer to form a metal silicide layer. The method further comprises removing an unreacted portion of the metal layer on the metal silicide layer by a removal process. The removal process includes delivering a flow of an acidic solution to a surface of the unreacted portion of the metal layer, wherein the acidic solution delivered to the surface is substantially gas-free.Type: GrantFiled: June 25, 2007Date of Patent: April 20, 2010Assignee: Texas Instruments IncorporatedInventors: Yaw S. Obeng, Murlidhar Bashyam, Srinivasa Raghavan
-
Patent number: 7700418Abstract: Disclosed herein is a method for production of a thin-film semiconductor device which includes, a first step to form a gate electrode on a substrate, a second step to form a gate insulating film of silicon oxynitride on the substrate in such a way as to cover the gate electrode, a third step to form a semiconductor thin film on the gate insulating film, and a fourth step to perform heat treatment in an oxygen-containing oxidizing atmosphere for modification through oxygen binding with oxygen-deficient parts in the silicon oxynitride film constituting the gate insulating film.Type: GrantFiled: March 31, 2009Date of Patent: April 20, 2010Assignee: Sony CorporationInventor: Masafumi Kunii
-
Publication number: 20100084682Abstract: There are provided an ohmic electrode, which includes a contact layer made of an Al alloy and formed on a nitride-based semiconductor layer functioning as a light emitting layer, a reflective layer made of Ag metal, formed on the contact layer and having some particles in-diffused to the semiconductor layer, and a protective layer formed on the reflective layer to restrain out-diffusion of the reflective layer; a method of forming the ohmic electrode; and a semiconductor light emitting element having the ohmic electrode. The present invention has strong adhesive strength and low contact resistance since the reflective layer and the light emitting layer directly form an ohmic contact due to the interface reaction during heat treatment, and the present invention has high light reflectance and excellent thermal stability since the contact layer and the protective layer restrain out-diffusion of the reflective layer during heat treatment.Type: ApplicationFiled: October 11, 2007Publication date: April 8, 2010Applicant: Postech Academy-Industry FoundationInventors: Jong Lam Lee, Sang Han Lee
-
Patent number: 7691683Abstract: Electrode structures, variable resistance memory devices, and methods of making the same, which minimize electrode work function variation. Methods of forming an electrode having a minimized work function variation include methods of eliminating concentric circles of material having different work functions. Exemplary electrodes include electrode structures having concentric circles of materials with different work functions, wherein this difference in workfunction has been minimized by recessing these materials within an opening in a dielectric and forming a third conductor, having a uniform work function, over said recessed materials.Type: GrantFiled: March 7, 2006Date of Patent: April 6, 2010Inventors: Joseph F. Brooks, John T. Moore
-
Publication number: 20100081269Abstract: A method for manufacturing semiconductor device which includes forming a first metal film over an electrode pad disposed on a substrate, forming a second metal film on the first metal film, forming a first oxide film on a surface of the first metal film and a second oxide film on a surface of the second metal film by oxidizing the surfaces of the first metal film and the second metal film, removing the first oxide film, and melting the second metal film after removing the first oxide film.Type: ApplicationFiled: September 30, 2009Publication date: April 1, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventors: Yutaka Makino, Masamitsu Ikumo, Hiroyuki Yoda
-
Publication number: 20100081273Abstract: A method for fabricating a conductive pattern including following steps is provided. A first conductive layer is formed on a substrate. A patterned hard mask layer is formed on the first conductive layer. A portion of the first conductive layer is removed to expose a portion of the substrate by using the patterned hard mask layer as a mask. A dielectric layer covering the patterned hard mask layer is formed on the substrate. A portion of the dielectric layer is removed to expose the patterned hard mask layer. The patterned hard mask layer is removed to form an opening in the dielectric layer. A second conductive layer is formed in the opening.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Jung-Yuan Hsieh, Yung-Ching Chen
-
Publication number: 20100078777Abstract: Structure and method for fabricating a system on chip with an on-chip RF shield including interconnect metallization is described. In one embodiment, the system on chip includes an RF circuitry disposed on a first portion of a top surface of a substrate, and a semiconductor circuitry disposed on a second portion of the top surface of the substrate. An interconnect RF barrier is disposed between the RF circuitry and the semiconductor circuitry, the interconnect RF barrier coupled to a ground potential node.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Hans-Joachim Barth, Heinrich Koerner, Thorsten Meyer, Markus Brunnbauer
-
Publication number: 20100072620Abstract: Various semiconductor devices and methods of testing such devices are disclosed. In one aspect, a method of manufacturing is provided that includes forming a bore from a backside of a semiconductor chip through a buried insulating layer and to a semiconductor device layer of the semiconductor chip. A conductor structure is formed in the bore to establish an electrically conductive pathway between the semiconductor device layer and the conductor structure. The conductor structure may provide a diagnostic pathway.Type: ApplicationFiled: September 25, 2008Publication date: March 25, 2010Inventors: Liang Wang, Michael R. Bruce
-
Publication number: 20100075495Abstract: A method of selectively plating without plating lines is provided. The method employs a loading plate having a metalized temporary conductive layer. The loading plate and the temporary conductive layer are adapted for transmitting a plating current. A patterning photoresist layer is accorded for selectively and sequentially plating a separating metal layer, a plating protection layer, and a connection pad layer on to the temporary conductive layer. Then, the loading plate is further used for supplying current to form other circuit layers by a pressing lamination process. And when the plate process is completed or it is not need to plate, the loading plate and the temporary conductive layer can be removed, for further completing for example the solder mask process, and thus achieving the objective of plating without plating lines.Type: ApplicationFiled: September 25, 2008Publication date: March 25, 2010Inventors: Chien-Wei Chang, Ting-Hao Lin, Yu-Te Lu
-
Patent number: 7682886Abstract: The present disclosure relates to a display device comprising an insulating substrate; a source electrode and a drain electrode on the insulating substrate and separated by a channel area; an organic semiconductor layer formed in the channel area and on at least a portion of the source electrode and at least a portion of the drain electrode; and a self-assembly monolayer having a first portion disposed between the organic semiconductor layer and the source electrode and a second portion disposed between the organic semiconductor layer and the drain electrode to reduce contact resistance between the electrodes and the organic semiconductor layer. Thus, embodiments of present invention provide a display device including a TFT that is enhanced in its performance.Type: GrantFiled: December 1, 2008Date of Patent: March 23, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Bo-sung Kim, Joon-hak Oh, Yong-uk Lee
-
Publication number: 20100052178Abstract: One or more embodiments relate to a semiconductor device that includes: a conductive layer including a sidewall; a conductive capping layer disposed over the conductive layer and laterally extending beyond the sidewall of the conductive layer by a lateral overhang; and a conductive via in electrical contact with the conductive capping layer.Type: ApplicationFiled: August 29, 2008Publication date: March 4, 2010Inventors: Dirk Meinhold, Heinrich Koerner, Wolfgang Dickenscheid
-
Patent number: 7670879Abstract: The present invention provides a manufacturing method of a semiconductor module which enables the joining at a low temperature within a short time and can obtain more reliable joining portions by performing the joining without using a solder joining medium.Type: GrantFiled: March 2, 2004Date of Patent: March 2, 2010Assignee: Fuji Electric Holdings Co., Ltd.Inventors: Kozo Fujimoto, Hirohiko Watanabe, Kazutaka Ikemi, Keiichi Matsumura, Masayoshi Shimoda, Katsumi Taniguchi, Tomoaki Goto
-
Publication number: 20100044669Abstract: An integrated circuit includes a first electrode and a cup-shaped electrode interface coupled to the first electrode. The integrated circuit includes a dielectric spacer at least partially laterally enclosed by the electrode interface and a resistance changing material laterally enclosed by the spacer and contacting the electrode interface. The integrated circuit includes a second electrode coupled to the resistance changing material.Type: ApplicationFiled: August 21, 2008Publication date: February 25, 2010Applicant: Qimonda AGInventors: Thomas Happ, Jan Boris Philipp
-
Publication number: 20100038623Abstract: Methods of forming memory cells are disclosed which include forming a pillar above a substrate, the pillar including a steering element and a memory element, and performing one or more etches vertically through the memory element, but not the steering element, to form multiple memory cells that share a single steering element. Memory cells formed from such methods, as well as numerous other aspects are also disclosed.Type: ApplicationFiled: August 13, 2009Publication date: February 18, 2010Applicant: SANDISK 3D LLCInventors: Huiwen Xu, Er-Xuan Ping, Roy E. Scheuerlein
-
Publication number: 20100032642Abstract: According to an embodiment, a method of manufacturing an integrated circuit including a plurality of resistivity changing memory cells is provided. The method includes: forming a stack of layers including a resistivity changing layer, a first conductive layer, a second conductive layer, and a patterned masking layer which are stacked above each other in this order; patterning the second conductive layer using the masking layer as a patterning mask; patterning the first conductive layer using the second conductive layer as a patterning mask; and patterning the resistivity changing layer using the first conductive layer as a patterning mask.Type: ApplicationFiled: August 6, 2008Publication date: February 11, 2010Inventors: Chanro Park, Rainer Leuschner
-
Patent number: 7659205Abstract: A resistance variable memory element and a method for forming the same. The memory element has an amorphous carbon layer between first and second electrodes. A metal-containing layer is formed between the amorphous carbon layer and the second electrode.Type: GrantFiled: December 28, 2005Date of Patent: February 9, 2010Assignee: Micron Technology, Inc.Inventor: Kristy A. Campbell
-
Patent number: 7659197Abstract: Metal seed layers are deposited on a semiconductor substrate having recessed features by a method that involves depositing a first portion of seed layer material, subsequently selectively resputtering the deposited seed layer material in the presence of exposed diffusion barrier material, and, depositing a second portion of the seed layer material. Resputtering operation improves seed layer coverage on the recessed feature sidewalls by redistributing seed layer material within the feature. Resputtering, however, sometimes exposes an underlying diffusion barrier material at the feature bottom and at the top corners of the feature. In order to prevent inadvertent removal of diffusion barrier layer, resputtering is performed under conditions that allow etching of the seed layer material at a rate which is at least five times greater than the etching rate of a diffusion barrier material. Selective resputtering is performed by impinging on the wafer substrate with low-energy argon and/or copper ions.Type: GrantFiled: September 21, 2007Date of Patent: February 9, 2010Assignee: Novellus Systems, Inc.Inventor: Daniel R. Juliano
-
Publication number: 20100029077Abstract: Methods include selectively depositing a phase change resist having high light transmittance onto a dielectric to form a pattern, etching away portions of the dielectric not covered by the resist and depositing a metal seed layer on the etched portions of the dielectric. A metal layer is then deposited on the metal seed layer by light induced plating.Type: ApplicationFiled: July 31, 2009Publication date: February 4, 2010Applicant: Rohm and Haas Electronic Materials LLCInventors: Robert K. Barr, Hua Dong, Thomas C. Sutter
-
Publication number: 20100013008Abstract: The invention prevents a semiconductor device from warping due to heat when it is used. The invention also prevents a formation defect such as peeling of a resist layer used as a plating mask and a formation defect of a front surface electrode. A source pad electrode connected to a source region is formed on a front surface of a semiconductor substrate forming a vertical MOS transistor. A front surface electrode is formed on the source pad -electrode by a plating method using a resist layer having openings as a mask. The semiconductor substrate formed with the front surface electrode is thinned by back-grinding. A back surface electrode connected to a drain region is formed on the back surface of the semiconductor substrate. The front surface electrode and the back surface electrode are made of metals having the same coefficients of linear expansion, preferably copper. The front surface electrode and the back surface electrode preferably have the same thicknesses or almost the same thicknesses.Type: ApplicationFiled: September 30, 2009Publication date: January 21, 2010Applicants: SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.Inventor: Takahiro OIKAWA
-
Publication number: 20100009530Abstract: A semiconductor device fabrication method including the steps of: forming an interlayer insulating film on a substrate; forming an opening in the interlayer insulating film; forming an alloy layer containing manganese and copper to cover the inner surface of the opening; forming a first copper layer of a material containing primarily copper on the alloy layer to fill the opening; forming, on the first copper layer, a second copper layer of a material containing primarily copper and a higher concentration of oxygen, carbon or nitrogen than the first copper layer; heating the substrate on which the second copper layer has been formed; and removing the second copper layer.Type: ApplicationFiled: September 24, 2009Publication date: January 14, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventors: Masaki Haneda, Noriyoshi Shimizu, Michie Sunayama
-
Publication number: 20100009532Abstract: Provided is a manufacturing method for improving the reliability of a semiconductor device having a back electrode. After formation of semiconductor elements on the surface of a silicon substrate, the backside surface thereof, which is opposite to the element formation surface, is subjected to the following steps in a processing apparatus. After deposition of a first metal film over the backside surface of the silicon substrate in a first chamber, it is heat treated to form a metal silicide film. Then, a nickel film is deposited in a third chamber, followed by deposition of an antioxidant conductor film in a second chamber. Heat treatment for alloying the first metal film and the silicon substrate is performed at least prior to the deposition of the nickel film. The first chamber has therefore a mechanism for depositing the first metal film and a lamp heating mechanism.Type: ApplicationFiled: May 6, 2009Publication date: January 14, 2010Applicant: RENESAS TECHNOLOGY CORP.Inventors: Yoshihiro KAINUMA, Tatsuhiko MIURA, Takashi SATO, Katsuhiro MITSUI, Daisuke ONO
-
Publication number: 20090321746Abstract: A low on-resistance silicon carbide semiconductor device is provided that includes an ohmic electrode of low contact resistance and high adhesion strength formed on a lower surface of silicon carbide. The silicon carbide semiconductor device includes: at least an insulating film 7, formed on an upper surface of silicon carbide; and at least an ohmic electrode 12, formed of an alloy comprising nickel and titanium, or a silicide comprising nickel and titanium, and which is formed on the lower surface of the silicon carbide.Type: ApplicationFiled: August 1, 2007Publication date: December 31, 2009Inventors: Shinsuke Harada, Makoto Katou, Kenji Fukuda, Tsutomu Yatsuo
-
Publication number: 20090321719Abstract: An integrated ion chip for a large scale quantum device of interconnected ion (or other charged particles) traps each holding a small number of particles for a finite period of time, in a preferred embodiment using sapphire as the substrate, having an internal trapping, translation, and quantum manipulation zones and having a first set of electrodes and a second set of electrodes for trapping ions and for quantum manipulations, in a preferred embodiment using silicon carbide (and materials of similar characteristics) as a core structure material, and utilizing unique fabrication processes using micromachining and thin film techniques.Type: ApplicationFiled: May 1, 2008Publication date: December 31, 2009Applicant: Ben Gurion University of The Negev Research And Development AuthorityInventors: Ron FOLMAN, Alexander Fayer, Benny Hadad, Amir Ben-Tal, Amit Ben-Kish
-
Publication number: 20090321942Abstract: Methods and associated structures of forming a microelectronic device are described. Those methods may include forming a structure comprising a first contact metal disposed on a source/drain contact of a substrate, and a second contact metal disposed on a top surface of the first contact metal, wherein the second contact metal is disposed within an IID disposed on a top surface of a metal gate disposed on the substrate.Type: ApplicationFiled: June 30, 2008Publication date: December 31, 2009Inventors: Bernhard Sell, Oleg Golonzka
-
Patent number: 7638430Abstract: The present invention relates to a method of forming contact plugs of a semiconductor device. According to the method, a first insulating layer is formed over a semiconductor substrate in which a cell region and a peri region are defined and a first contact plug is formed in the peri region. The first insulating layer is etched using an etch process, thus forming contact holes through which junctions are exposed in the cell region and the first contact plug is exposed in the peri region. Second contact plugs are formed in the contact holes. The second contact plug formed within the contact hole of the peri region are removed using an etch process. A spacer is formed on sidewalls of the contact holes. Third contact plugs are formed within the contact holes.Type: GrantFiled: June 27, 2008Date of Patent: December 29, 2009Assignee: Hynix Semiconductor Inc.Inventor: Jae Heon Kim
-
Patent number: 7638429Abstract: A method of manufacturing a miniature electromechanical system (MEMS) device includes the steps of forming a moving member on a first substrate such that a first sacrificial layer is disposed between the moving member and the substrate, encapsulating the moving member, including the first sacrificial layer, with a second sacrificial layer, coating the encapsulating second sacrificial layer with a first film formed of a material that establishes an hermetic seal with the substrate, and removing the first and second sacrificial layers.Type: GrantFiled: April 12, 2006Date of Patent: December 29, 2009Assignee: Northrop Grumman CorporationInventor: Carl B. Freidhoff
-
Patent number: 7638406Abstract: A method of forming an inductor. The method includes: forming a dielectric layer on a substrate; forming a lower trench in the dielectric layer; forming a liner in the lower trench and on the dielectric layer; forming a Cu seed layer over the liner; forming a resist layer on the Cu seed layer; forming an upper trench in the resist layer; electroplating Cu to completely fill the lower trench and at least partially fill the upper trench; removing the resist layer; selectively forming a passivation layer on all exposed Cu surfaces; selectively removing the Cu seed layer from regions of the liner; and removing the thus exposed regions of the liner from the dielectric layer, wherein a top surface of the inductor extends above a top surface of the dielectric layer, the passivation layer remaining on regions of sidewalls of the inductor above the top surface of the dielectric layer.Type: GrantFiled: December 28, 2005Date of Patent: December 29, 2009Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Panayotis C. Andricacos, John M. Cotte, Hariklia Deligianni, John H. Magerlein, Kevin S. Petrarca, Kenneth J. Stein, Richard P. Volant
-
Patent number: 7632746Abstract: A method for patterning a metal line includes forming a barrier metal layer and a metal layer, etching the metal layer, etching the barrier metal layer to form a passivation layer on an etched surface of the barrier metal layer, and cleaning a resultant structure where the passivation layer is formed.Type: GrantFiled: December 18, 2006Date of Patent: December 15, 2009Assignee: Hynix Semiconductor Inc.Inventors: Ki-Won Nam, Seung-Bum Kim
-
Patent number: 7629253Abstract: One or more diffusion barriers are formed around one or more conductors in a three dimensional or 3D memory cell. The diffusion barriers allow the conductors to comprise very low resistivity materials, such as copper, that may otherwise out diffuse into surrounding areas, particularly at elevated processing temperatures. Utilizing lower resistivity materials allows device dimension to be reduced by mitigating increases in resistance that occur when the size of the conductors is reduced. As such, more cells can be produced over a given area, thus increasing the density and storage capacity of a resulting memory array.Type: GrantFiled: March 30, 2007Date of Patent: December 8, 2009Assignee: Sandisk 3D LLCInventor: Yoichiro Tanaka
-
Patent number: 7626264Abstract: A substrate for device bonding is provided, which enables bonding of a device with high bond strength to an Au electrode formed on a substrate such as aluminum nitride by soldering the device at a low temperature using a soft solder metal having a low melting point such as an Au—Sn-based solder having an Au content of 10% by weight. The substrate for device bonding comprises a substrate having an Au electrode layer formed on its surface and in which (i) a layer composed of a platinum group element, (ii) a layer composed of at least one transition metal element selected from the group consisting of Ti, V, Cr and Co, (iii) a barrier metal layer composed of at least one metal selected from the group consisting of Ag, Cu and Ni and (iv) a solder layer composed of a solder containing Sn or In as a main component are laminated in this order on the Au electrode layer.Type: GrantFiled: March 24, 2005Date of Patent: December 1, 2009Assignee: Tokuyama CorporationInventor: Hiroki Yokoyama
-
Publication number: 20090289243Abstract: Random access memory cells having a short phase change bridge structure and methods of making the bridge structure via shadow deposition. The short bridge structure reduces the heating efficiency needed to switch the logic state of the memory cell. In one particular embodiment, the memory cell has a first electrode and a second electrode with a gap therebetween. The first electrode has an end at least partially non-orthogonal to the substrate and the second electrode has an end at least partially non-orthogonal to the substrate. A phase change material bridge extends over at least a portion of the first electrode, over at least a portion of the second electrode, and within the gap. An insulative material encompasses at least a portion of the phase change material bridge.Type: ApplicationFiled: May 23, 2008Publication date: November 26, 2009Applicant: SEAGATE TECHNOLOGY LLCInventors: Haiwen Xi, Song S. Xue
-
Publication number: 20090289364Abstract: A semiconductor device according to the present invention includes: a semiconductor chip; a sealing resin layer formed on the semiconductor chip; and a post electrode formed in a through-hole penetrating through the sealing resin layer in a thickness direction, and having a hemispheric top surface.Type: ApplicationFiled: May 20, 2009Publication date: November 26, 2009Applicant: ROHM CO., LTD.Inventor: Tatsuya SAKAMOTO
-
Publication number: 20090286391Abstract: According to one aspect of the invention, there is provided a qsemiconductor device fabrication method having: forming a film on a semiconductor substrate; forming a mask comprising a predetermined pattern on the film; etching one of the film and the semiconductor substrate by using the mask; and performing at least one of the steps of performing a treatment using one of an aqueous solution of at least one of ammonia and amine, the amine being selected from primary amine, secondary amine, tertiary amine, and quaternary amine, a treatment using a liquid chemical containing fluorine and at least one of amine, the amine being selected from primary amine, secondary amine, tertiary amine, and quaternary amine and fluorine, and a treatment using a liquid chemical containing at least ammonia and fluorine and including a pH of not less than 6, particularly, not less than 9.Type: ApplicationFiled: July 27, 2009Publication date: November 19, 2009Inventors: Takahito Nakajima, Yoshihiro Uozumi, Mikie Miyasato, Tsuyoshi Matsumura, Yasuhito Yoshimizu, Hiroshi Tomita, Hiroki Sakurai
-
Publication number: 20090278150Abstract: A method for forming a metal electrode and a method for manufacturing semiconductor light emitting elements include providing a substrate having a semiconductor layer formed thereon; forming a bonding metal layer and a reflective metal layer on the semiconductor layer; and forming a metal electrode by layer inversion of the bonding metal layer and the reflective metal layer through a heat treatment process. An interface characteristic between a semiconductor layer and an electrode having a reflective metal layer is enhanced by a layer inversion phenomenon. High reflectivity can be obtained, because a reflection metal layer is uniformly distributed on a semiconductor layer. Further, out-diffusion of a reflective metal layer is prevented through layer inversion to enhance the thermal stability of an electrode. And the number of accepters for generating holes is increased through heat treatment under an oxygen atmosphere, so that contact resistance can be lowered.Type: ApplicationFiled: April 24, 2007Publication date: November 12, 2009Applicants: SEOUL OPTO-DEVICE CO., LTD., POSTECH FOUNDATIONInventors: Jong-Lam Lee, Ho Won Jang
-
Publication number: 20090280639Abstract: An atomic layer deposition method includes providing a semiconductor substrate within a deposition chamber. A first metal halide-comprising precursor gas is flowed to the substrate within the chamber effective to form a first monolayer on the substrate. The first monolayer comprises metal and halogen of the metal halide. While flowing the first metal halide-comprising precursor gas to the substrate, H2 is flowed to the substrate within the chamber. A second precursor gas is flowed to the first monolayer effective to react with the first monolayer and form a second monolayer on the substrate. The second monolayer comprises the metal. At least some of the flowing of the first metal halide-comprising precursor gas, at least some of the flowing of the H2, and at least some of the flowing of the second precursor gas are repeated effective to form a layer of material comprising the metal on the substrate.Type: ApplicationFiled: July 22, 2009Publication date: November 12, 2009Applicant: Micron Technology, Inc.Inventor: Guy T. Blalock
-
Patent number: 7615474Abstract: A method for manufacturing a semiconductor device includes (a) forming a conductive film on a first surface having an electrode of a semiconductor substrate having an integrated circuit formed therein, the electrode being electrically coupled to the integrated circuit, such that the electrode is covered, forming a plating resist layer on the conductive film such that the plating resist layer has an opening portion exposing part of the conductive film, and forming a metal layer on the exposed part from the plating resist layer of the conductive film by electrolytic plating, the electrolytic plating being performed by applying an electric current to the conductive film; (b) removing the plating resist layer after the step (a); (c) forming a resin layer on a second surface opposite to the first surface of the semiconductor substrate after the step (a); and (d) removing the exposed part from the metal layer of the conductive film by etching with the metal layer as a mask while etching a surface of the metal layerType: GrantFiled: November 20, 2007Date of Patent: November 10, 2009Assignee: Seiko Epson CorporationInventor: Yasunori Kurosawa
-
Publication number: 20090275196Abstract: (Object) It is an object of the present invention to provide a peeling method that causes no damage to a layer to be peeled and to allow not only a layer to be peeled with a small surface area but also a layer to be peeled with a large surface area to be peeled entirely. Further, it is also an object of the present invention to bond a layer to be peeled to various base materials to provide a lighter semiconductor device and a manufacturing method thereof. Particularly, it is an object to bond various elements typified by a TFT, (a thin film diode, a photoelectric conversion element comprising a PIN junction of silicon, or a silicon resistance element) to a flexible film to provide a lighter semiconductor device and a manufacturing method thereof.Type: ApplicationFiled: June 9, 2009Publication date: November 5, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei YAMAZAKI, Toru TAKAYAMA, Junya Maruyama, Yumiko OHNO
-
Publication number: 20090269921Abstract: An electronic device having a structure of an ohmic connection to a carbon element cylindrical structure body, wherein a metal material is positioned inside the junction part of a carbon element cylindrical structure body joined to a connection objective and the carbon element cylindrical structure body and the connection objective are connected by an ohmic contact. Methods for producing such an electronic device are also disclosed. Further, a method for growing a carbon nanotube is disclosed.Type: ApplicationFiled: July 8, 2009Publication date: October 29, 2009Applicant: FUJITSU LIMITEDInventors: Akio Kawabata, Mizuhisa Nihei
-
Publication number: 20090269922Abstract: We disclose a method of depositing a metal seed layer on a wafer substrate comprising a plurality of recessed device features. The method comprises depositing a first portion of the metal seed layer on the wafer via plasma deposition at a sufficient ratio of wafer substrate bias to DC source power that bottom coverage is achieved while resputtering of surfaces of the recessed device features is inhibited. The method also comprises depositing a second portion of the metal seed layer at a ration of substrate RF bias to DC source power such that resputtering is not inhibited.Type: ApplicationFiled: June 25, 2009Publication date: October 29, 2009Applicant: Applied Materials, Inc.Inventors: Tony Chiang, Gongda Yao, Peijun Ding, Fusen E. Chen, Barry L. Chin, Gene Y. Kohara, Zheng Xu, Hong Zhang