Plural Layered Electrode Or Conductor Patents (Class 438/652)
-
Patent number: 8298947Abstract: A semiconductor device has a chip (101) with gold studs (212) assembled on a tape substrate (102), which has solder balls (103) for attachment to external parts. The tape substrate (about 30 to 70 ?m thick) has on its first surface first copper contact pads (221) covered with a continuous thin nickel layer (222) of about 0.04 to 0.12 ?m thickness. Gold including stud (212) is contacting the nickel. On the second substrate surface are second copper contact pads (231) covered with an alloy layer (about 2 to 3 ?m thick) including gold, copper/tin alloys, and copper/nickel/tin alloys; the alloys are metallurgically attached to the second copper pad and substantially free of unalloyed nickel. A reflow body (103) comprising tin is metallurgically attached to the alloy layer of each second pad.Type: GrantFiled: November 2, 2010Date of Patent: October 30, 2012Assignee: Texas Instruments IncorporatedInventor: Mutsumi Masumoto
-
Publication number: 20120267788Abstract: Generally, the subject matter disclosed herein relates to conductive via elements, such as through-silicon vias (TSV's), and methods for forming the same. One illustrative method of forming a conductive via element disclosed herein includes forming a via opening in a substrate, the via opening extending through an interlayer dielectric layer formed above the substrate and a device layer formed below the interlayer dielectric layer, and extending into the substrate. The method also includes forming a first portion of the conductive via element comprising a first conductive contact material in a bottom portion of the via opening, and forming a second portion of the conductive via element comprising a second conductive contact material different from the first conductive contact material in an upper portion of the via opening and above the first portion.Type: ApplicationFiled: April 21, 2011Publication date: October 25, 2012Applicant: GLOBALFOUNDRIES SINGAPORE PTE LTDInventors: Yu Hong, Liu Huang, Zhao Feng
-
Publication number: 20120261826Abstract: A TSV structure includes a through via connecting a first side and a second side of a wafer, a conductive layer which fills up the through via, a through via dielectric ring surrounding and directly contacting the conductive layer, a first conductive ring surrounding and directly contacting the through via dielectric ring as well as a first dielectric ring surrounding and directly contacting the first conductive ring and surrounded by the wafer.Type: ApplicationFiled: April 13, 2011Publication date: October 18, 2012Inventors: Chien-Li Kuo, Chia-Fang Lin
-
Patent number: 8288273Abstract: A method is disclosed for forming a patterned thick metallization atop a semiconductor chip wafer. The method includes fabricating a nearly complete semiconductor chip wafer ready for metallization; depositing a bottom metal layer of sub-thickness TK1 together with its built-in alignment mark using a hot metal process; depositing a top metal layer of sub-thickness TK2 using a cold metal process thus forming a stacked thick metallization of total thickness TK=TK1+TK2; then, use the built-in alignment mark as reference, patterning the stacked thick metallization. A patterned thick metallization is thus formed with the advantages of better metal step coverage owing to the superior step coverage nature of the hot metal process as compared to the cold metal process; and lower alignment error rate owing to the lower alignment signal noise nature of the cold metal process as compared to the hot metal process.Type: GrantFiled: October 17, 2011Date of Patent: October 16, 2012Assignee: Alpha & Omega Semiconductor Inc.Inventor: Il Kwan Lee
-
Publication number: 20120258588Abstract: A device and method of forming fluoride metal barriers at an interface of a fluorinated low-K dielectric and Cu or Cu alloy interconnects is disclosed. The fluoride metal barriers may prevent interconnects from reacting with the fluorinated low-K dielectric. The method may include depositing a thin film of metal or metal alloy on the fluorinated low-K dielectric. The thin film may include a metal or metal alloying element that reacts with free fluorine and/or fluorine compounds from the fluorinated low-K dielectric to form fluoride metal barriers.Type: ApplicationFiled: June 21, 2012Publication date: October 11, 2012Inventors: Christopher J. Jezewski, Daniel J. Zierath, Florian Gstrein
-
Patent number: 8283778Abstract: A chip has a wafer portion of a first coefficient of thermal expansion, the wafer portion including at least one via defined by a peripheral sidewall, an insulating region having second average coefficient of thermal expansion, located within the via and covering at least a portion of the peripheral sidewall to a first thickness, a metallic region having a third average coefficient of thermal expansion, located within the via and covering the insulator to a second thickness, the first thickness and second thickness being selected such that expansion of the combination of the insulator and the metal due to heat will match the expansion of the wafer portion as a result of the combined effect of the first and second thicknesses and their respective second and third average coefficients of thermal expansion.Type: GrantFiled: February 16, 2007Date of Patent: October 9, 2012Assignee: Cufer Asset Ltd. L.L.C.Inventor: John Trezza
-
Patent number: 8273591Abstract: Segmented semiconductor nanowires are manufactured by removal of material from a layered structure of two or more semiconductor materials in the absence of a template. The removal takes place at some locations on the surface of the layered structure and continues preferentially along the direction of a crystallographic axis, such that nanowires with a segmented structure remain at locations where little or no removal occurs. The interface between different segments can be perpendicular to or at angle with the longitudinal direction of the nanowire.Type: GrantFiled: March 25, 2008Date of Patent: September 25, 2012Assignee: International Business Machines CorporationInventors: Harold J. Hovel, Qiang Huang, Xiaoyan Shao, James Vichiconti, George F. Walker
-
Patent number: 8273656Abstract: Provided are a method of forming a conductive layer on an inner portion of a through-electrode in which uniform adhesion property of plating in the inner portion of a through-hole is enhanced and a tact time is short, and a semiconductor device. The method of forming a conductive layer includes: a first plating step of forming a first plating layer on the inner portion of the through-hole; a plating suppression layer forming step of forming a plating suppression layer including a material different from a material of the first plating layer in an opening portion of the through-hole after the first plating step; and a second plating step of forming a second plating layer by plating on the inner portion of the through-hole after the plating suppression layer forming step.Type: GrantFiled: April 3, 2012Date of Patent: September 25, 2012Assignee: Canon Kabushiki KaishaInventor: Takashi Sakaki
-
Patent number: 8269220Abstract: Provided is a transparent transistor including a substrate, source and drain electrodes formed on the substrate, each having a multi-layered structure of a lower transparent layer, a metal layer and an upper transparent layer, a channel formed between the source and drain electrodes, and a gate electrode aligned with the channel. Here, the lower transparent layer or the upper transparent layer is formed of a transparent semiconductor layer, which is the same as the channel. Thus, the use of the multi-layered transparent conductive layer can ensure transparency and conductivity, overcome a problem of contact resistance between the source and drain electrodes and a semiconductor, and improve processibility by patterning the multi-layered transparent conductive layer all at once, while deposition is performed layer by layer.Type: GrantFiled: September 4, 2009Date of Patent: September 18, 2012Assignee: Electronics and Telecommunications Research InstituteInventors: Min Ki Ryu, Chi Sun Hwang, Chun Won Byun, Hye Yong Chu, Kyoung Ik Cho
-
Publication number: 20120231625Abstract: A method of forming wiring of a semiconductor device includes: forming an insulating resin on a main surface of a substrate such that an opening portion defining a wiring pattern is provided in the insulating resin; forming a first wiring layer made of a first metal on a bottom surface and side surfaces of the opening portion surrounding and a surface of the insulating resin opposite to the main surface of the substrate, the first wiring layer having a bottom portion formed on the bottom surface of the opening portion and side portions formed on the side surfaces, the bottom portion having a thickness greater than a thickness of at least one of the side portions; and cutting the insulating resin and the first wiring layer such that the insulating resin and the first wiring layer are exposed.Type: ApplicationFiled: March 7, 2012Publication date: September 13, 2012Inventors: Takayuki TAJIMA, Akira Tojo
-
Patent number: 8264064Abstract: A semiconductor device includes a semiconductor substrate on which an internal circuit is formed in a central position an insulating layer formed over the semiconductor substrate, and a moisture-resistant ring formed by a metal plug embedded in the insulating layer, the moisture-resistant ring surrounding the internal circuit, the moisture-resistant ring extending over the semiconductor substrate in a shape, the moisture-resistant ring including a first extending portion linearly extending in a first direction in parallel to the surface of the semiconductor substrate, a vertical portion connected to the first extending portion extending in a second direction orthogonal to the first extending portion, and a second extending portion orthogonal to the vertical portion and parallel to the surface of the semiconductor substrate, the second extending portion spaced apart from the first extending portion, the second extending portion crossing the vertical portion.Type: GrantFiled: February 9, 2010Date of Patent: September 11, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Kenichi Watanabe
-
Patent number: 8258619Abstract: An integrated circuit die stack including a first integrated circuit die mounted upon a substrate, the first die including pass-through vias (‘PTVs’) composed of conductive pathways through the first die with no connection to any circuitry on the first die; and a second integrated circuit die, identical to the first die, shifted in position with respect to the first die and mounted upon the first die, with the PTVs in the first die connecting signal lines from the substrate through the first die to through silicon vias (‘TSVs’) in the second die composed of conductive pathways through the second die connected to electronic circuitry on the second die; with the TSVs and PTVs disposed upon each identical die so that the positions of the TSVs and PTVs on each identical die are translationally compatible with respect to the TSVs and PTVs on the other identical die.Type: GrantFiled: November 12, 2009Date of Patent: September 4, 2012Assignee: International Business Machines CorporationInventors: Jimmy G. Foster, Sr., Kyu-Hyoun Kim
-
Patent number: 8258546Abstract: A semiconductor device includes a semiconductor substrate and a transistor formed in the substrate, the transistor having a gate stack that has an interfacial layer formed on the substrate, a high-k dielectric layer formed over the interfacial layer, a metal layer formed over the high-dielectric layer, a capping layer formed between the interfacial layer and high-k dielectric layer; and a doped layer formed on the metal layer, the doped layer including at least F.Type: GrantFiled: July 20, 2011Date of Patent: September 4, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Lung Hung, Yong-Tian Hou, Keh-Chiang Ku, Chien-Hao Huang
-
Patent number: 8254166Abstract: An integrated circuit includes an array of memory cells. Each memory cell includes a diode. The integrated circuit includes a doped semiconductor line formed in a semiconductor substrate. The doped semiconductor line is coupled to a row of diodes. The integrated circuit includes conductive cladding contacting the doped semiconductor line.Type: GrantFiled: September 8, 2008Date of Patent: August 28, 2012Assignee: Qimonda AGInventors: Ulrich Klosterman, Ulrike Gruening-von Schwerin, Franz Kreupl
-
Publication number: 20120211856Abstract: Method for formation of at least one electrical conductor on a semiconductor material (1), characterized in that it comprises the following steps: (E1)—deposition by serigraphy of a first high-temperature paste; (E2)—deposition by serigraphy of a second low-temperature paste at least partially superposed onto the first high-temperature paste deposited during the preceding step.Type: ApplicationFiled: November 5, 2010Publication date: August 23, 2012Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Armand Bettinelli, Yannick Veschetti
-
Publication number: 20120208363Abstract: A method of depositing an aluminium film on a substrate includes placing the substrate on a support, depositing a first layer of aluminium onto the substrate with the substrate in an unclamped condition, clamping the substrate to the support and depositing a second layer of aluminium continuous with the first layer. The second layer is thicker than the first layer and the second layer is deposited at a substrate temperature of less than about 22° C.Type: ApplicationFiled: February 16, 2012Publication date: August 16, 2012Applicant: SPTS TECHNOLOGIES LIMITEDInventors: RHONDA HYNDMAN, STEPHEN BURGESS
-
Patent number: 8242012Abstract: Disclosed are embodiments of a structure having a metal layer with top surface and sidewall passivation and a method of forming the structure. In one embodiment, a metal layer is electroplated onto a portion of a seed layer at the bottom of a trench. Then, the sidewalls of the metal layer are exposed and, for passivation, a second metal layer is electroplated onto the top surface and sidewalls of the metal layer. In another embodiment, a trench is formed in a dielectric layer. A seed layer is formed over the dielectric layer, lining the trench. A metal layer is electroplated onto the portion of the seed layer within the trench and a second metal layer is electroplated onto the top surface of the metal layer. Thus, in this case, passivation of the top surface and sidewalls of the metal layer is provided by the second metal layer and the dielectric layer, respectively.Type: GrantFiled: July 28, 2010Date of Patent: August 14, 2012Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Publication number: 20120199844Abstract: A nitride-based semiconductor device according to the present disclosure includes a nitride-based semiconductor multilayer structure 20 with a p-type semiconductor region, of which the surface 12 defines a tilt angle of one to five degrees with respect to an m plane, and an electrode 30, which is arranged on the p-type semiconductor region. The p-type semiconductor region is made of an AlxInyGazN (where x+y+z=1, x?0, y?0 and z?0) semiconductor layer 26. The electrode 30 includes an Mg layer 32, which is in contact with the surface 12 of the p-type semiconductor region, and a metal layer 34 formed on the Mg layer 32. The metal layer 34 is formed from at least one metallic element that is selected from the group consisting of Pt, Mo and Pd.Type: ApplicationFiled: April 16, 2012Publication date: August 9, 2012Applicant: PANASONIC CORPORATIONInventors: Toshiya YOKOGAWA, Mitsuaki OYA, Atsushi YAMADA, Ryou KATO
-
Patent number: 8236686Abstract: Methods of forming dual metal gates and the gates so formed are disclosed. A method may include forming a first metal (e.g., NMOS metal) layer on a gate dielectric layer and a second metal (e.g., PMOS metal) layer on the first metal layer, whereby the second metal layer alters a work function of the first metal layer (to form PMOS metal). The method may remove a portion of the second metal layer to expose the first metal layer in a first region; form a silicon layer on the exposed first metal layer in the first region and on the second metal layer in a second region; and form the dual metal gates in the first and second regions. Since the gate dielectric layer is continuously covered with the first metal, it is not exposed to the damage from the metal etch process.Type: GrantFiled: May 30, 2008Date of Patent: August 7, 2012Assignee: International Business Machines CorporationInventors: Byoung H. Lee, Sang Ho Bae, Kisik Choi, Rino Choi, Craig Huffman, Prashant Majhi, Jong Hoan Sim, Seung-Chul Song, Zhibo Zhang
-
Patent number: 8227892Abstract: An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programmable attenuation and a programmable gain low noise amplifier. Frequency conversion circuitry advantageously uses LC filters integrated onto the substrate in conjunction with image reject mixers to provide sufficient image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. The filters utilize multi track spiral inductors with shields to increase circuit Q. The filters are tuned using local oscillators to tune a substitute filter, and frequency scaling during filter component values to those of the filter being tuned. In conjunction with filtering, frequency planning provides additional image rejection. The advantageous choice of local oscillator signal generation methods on chip is by PLL out of band local oscillation and by direct synthesis for in band local oscillator.Type: GrantFiled: March 25, 2010Date of Patent: July 24, 2012Assignee: Broadcom CorporationInventor: James Y. C. Chang
-
Patent number: 8227333Abstract: A structure and a method of manufacturing a Pb-free Controlled Collapse Chip Connection (C4) with a Ball Limiting Metallurgy (BLM) structure for semiconductor chip packaging that reduce chip-level cracking during the Back End of Line (BEOL) processes of chip-join cool-down. An edge of the BLM structure that is subject to tensile stress during chip-join cool down is protected from undercut of a metal seed layer, caused by wet etch of the chip to remove metal layers from the chip's surface and solder reflow, by an electroplated barrier layer, which covers a corresponding edge of the metal seed layer.Type: GrantFiled: November 17, 2010Date of Patent: July 24, 2012Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter
-
Patent number: 8227341Abstract: An object is to prevent a failure, such as a wiring separation or a crack, in an insulating film under a copper wire, in a semiconductor device formed by wire-bonding the copper wire on a portion above the copper wiring. A semiconductor device according to the present invention includes a copper wiring formed above a semiconductor substrate, a plated layer formed so as to cover a top surface and side surfaces of the copper wiring, and a copper wire which is wire-bonded on the plated layer above the copper wiring.Type: GrantFiled: December 23, 2009Date of Patent: July 24, 2012Assignees: Semiconductor Components Industries, LLC, SANYO Semiconductor Co., Ltd.Inventors: Satoshi Onai, Minoru Akaishi, Hiroshi Ishizeki, Yoshiaki Sano
-
Publication number: 20120177895Abstract: A method of patterning a metal to form a patterned metal film. The method includes patterning a surface-treating composition including a polymer and a reductant on a surface of a substrate; and applying a metal source onto the substrate to form a patterned metal film.Type: ApplicationFiled: November 4, 2011Publication date: July 12, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Suk Jun KIM, Young Hun BYUN, Jae Ho LEE, Yun Hyuk CHOI
-
Publication number: 20120178254Abstract: A semiconductor device having a dielectric layer with improved electrical characteristics and associated methods, the semiconductor device including a lower metal layer, a dielectric layer, and an upper metal layer sequentially disposed on a semiconductor substrate and an insertion layer disposed between the dielectric layer and at least one of the lower metal layer and the upper metal layer, wherein the dielectric layer includes a metal oxide film and the insertion layer includes a metallic material film.Type: ApplicationFiled: March 20, 2012Publication date: July 12, 2012Applicant: Samsung Electronics Co., Ltd.Inventors: Youn-soo KIM, Jae-hyoung Choi, Kyu-ho Cho, Wan-don Kim, Jae-soon Lim, Sang-yeol Kang
-
Patent number: 8216935Abstract: A method of forming a transistor gate construction includes forming a gate stack comprising a sacrificial material received over conductive gate material. The gate stack has lateral sidewalls having insulative material received there-against. The sacrificial material is removed from being received over the conductive gate material to form a void space between the insulative material over the conductive gate material. Elemental tungsten is selectively deposited within the void space over the conductive gate material and a transistor gate construction forming there-from is formed there-from, and which has a conductive gate electrode which includes the conductive gate material and the elemental tungsten. The transistor gate might be used in NAND, DRAM, or other integrated circuitry.Type: GrantFiled: April 7, 2009Date of Patent: July 10, 2012Assignee: Micron Technology, Inc.Inventors: Eric R. Blomiley, Allen McTeer
-
Publication number: 20120171862Abstract: An interconnect structure and method of fabricating the same is provided. More specifically, the interconnect structure is a defect free capped interconnect structure. The structure includes a conductive material formed in a trench of a planarized dielectric layer which is devoid of cap material. The structure further includes the cap material formed on the conductive material to prevent migration. The method of forming a structure includes selectively depositing a sacrificial material over a dielectric material and providing a metal capping layer over a conductive layer within a trench of the dielectric material. The method further includes removing the sacrificial material with any unwanted deposited or nucleated metal capping layer thereon.Type: ApplicationFiled: March 8, 2012Publication date: July 5, 2012Applicant: International Business Machines CorporationInventors: Ya Ou, Shom Ponoth, Terry A. Spooner
-
Patent number: 8211795Abstract: A new technique is disclosed in which a barrier/cap layer for a copper based metal line is formed by using a thermal-chemical treatment based on hydrogen with a surface modification on the basis of a silicon-containing precursor followed by an in situ plasma based deposition of silicon based dielectric barrier material. The thermal-chemical cleaning process is performed in the absence of any plasma ambient.Type: GrantFiled: January 8, 2008Date of Patent: July 3, 2012Assignee: Advanced Micro Devices, Inc.Inventors: Joerg Hohage, Volker Kahlert, Hartmut Ruelke, Ulrich Mayer
-
Patent number: 8202762Abstract: A stack package includes an upper semiconductor chip having a plurality of first bonding pads which are formed on an upper surface of the upper semiconductor chip and via-holes which are defined in the upper semiconductor chip under the respective first bonding pads; and a lower semiconductor chip attached to a lower surface of the upper semiconductor chip and having a plurality of second bonding pads which are formed on an upper surface of the lower semiconductor chip and bumps which are formed on the respective second bonding pads and are inserted into the respective via-holes to be come into the respective first bonding pads.Type: GrantFiled: August 26, 2011Date of Patent: June 19, 2012Assignee: Hynix Semiconductor Inc.Inventors: Sung Min Kim, Min Suk Suh
-
Publication number: 20120146223Abstract: A manufacturing method of a MOS device with memory function is provided, which includes: providing a semiconductor substrate, a surface of the semiconductor substrate being covered by a first dielectric layer, a metal interconnect structure being formed in the first dielectric layer; forming a second dielectric layer overlying a surface of the first dielectric layer and the metal interconnect structure; forming an opening in the second dielectric layer, a bottom of the opening revealing the metal interconnect structure; forming an alloy layer at the bottom of the opening, material of the alloy layer containing copper and other metal; and performing a thermal treatment to the alloy layer and the metal interconnect structure to form, on the surface of the metal interconnect structure, a compound layer containing oxygen element. The compound layer containing oxygen element and the MOS device formed in the semiconductor substrate constitute a MOS device with memory function.Type: ApplicationFiled: January 27, 2011Publication date: June 14, 2012Inventors: Chao Zhao, Wenwu Wang
-
Publication number: 20120139112Abstract: Conventional metallization processes fail at high density or small feature size patterns. For example, during patterning dry films may collapse or lift-off resulting in short circuits or open circuits in the metallization pattern. An exemplary method for metallization of integrated circuits includes forming features such as trenches, pads, and planes in a dielectric layer and depositing and selectively treating a seed layer in desired features of the dielectric layer. The treated regions of the seed layer may be used as a seed for electroless deposition of conductive material, such as copper, into the features. When the seed layer is a catalytic ink, the seed layer may be treated by curing the catalytic ink with a laser.Type: ApplicationFiled: December 2, 2010Publication date: June 7, 2012Applicant: QUALCOMM IncorporatedInventors: Omar J. Bchir, Milind P. Shah, Sashidhar Movva
-
Publication number: 20120129332Abstract: Methods of forming metal contacts with metal inks in the manufacture of photovoltaic devices are disclosed. The metal inks are selectively deposited on semiconductor coatings by inkjet and aerosol apparatus. The composite is heated to selective temperatures where the metal inks burn through the coating to form an electrical contact with the semiconductor. Metal layers are then deposited on the electrical contacts by light induced or light assisted plating.Type: ApplicationFiled: October 14, 2011Publication date: May 24, 2012Applicants: Alliance for Sustainable Energy, LLC, Rohm and Haas Electronic Materials LLCInventors: Erik REDDINGTON, Thomas C. Sutter, Lujia Bu, Alexandra Perras, Susan E. Habas, Calvin J. Curtis, Alexander Miedaner, David S. Ginley, Marinus Franciscus Antonius Maria Van Hest
-
Publication number: 20120129340Abstract: An antifuse structure and methods of forming contacts within the antifuse structure. The antifuse structure includes a substrate having an overlying metal layer, a dielectric layer formed on an upper surface of the metal layer, and a contact formed of contact material within a contact via etched through the dielectric layer into the metal layer. The contact via includes a metal material at a bottom surface of the contact via and an untreated or partially treated metal precursor on top of the metal material.Type: ApplicationFiled: January 27, 2012Publication date: May 24, 2012Applicant: International Business Machines CorporationInventors: Terence L. Kane, Michael P. Tenney, Yun-Yu Wang, Keith Kwong Hon Wong
-
Patent number: 8178441Abstract: A method for manufacturing a semiconductor device includes forming a gate insulating layer, a gate and a protective layer on a semiconductor substrate, forming a spacer on lateral sides of the protective layer and the gate, forming one or more junction regions in the semiconductor substrate at sides of the gate, partially filling a gap between adjacent gates by selectively forming a conductive layer on an exposed portion of the semiconductor substrate between the adjacent gates, forming an insulating layer over the semiconductor substrate so as to fill a full height of the gap between the adjacent gates, and forming a contact hole partially exposing the conductive layer by etching the insulating layer.Type: GrantFiled: July 21, 2005Date of Patent: May 15, 2012Assignee: Dongbu Electronics Co., Ltd.Inventor: Seok-Su Kim
-
Patent number: 8178401Abstract: A method of fabricating a MOS transistor that comprises a dual-metal gate that is formed from heterotypical metals. A gate dielectric (34), such as HfO2, is deposited on a semiconductor substrate. A sacrificial layer (35), is next deposited over the gate dielectric. The sacrificial layer is patterned so that the gate dielectric over a first (pMOS, for example) area (32) of the substrate is exposed and gate dielectric over a second (nMOS, for example) area (33) of the substrate continues to be protected by the sacrificial layer. A first gate conductor material (51) is deposited over the remaining sacrificial area and over the exposed gate dielectric. The first gate conductor material is patterned so that first gate conductor material over the second area of the substrate is etched away. The sacrificial layer over the second area prevents damage to the underlying dielectric material as the first gate conductor material is removed.Type: GrantFiled: September 8, 2006Date of Patent: May 15, 2012Assignee: Freescale Semiconductor, Inc.Inventors: David C. Gilmer, Srikanth B. Samavedam, Philip J. Tobin
-
Publication number: 20120115323Abstract: A base conductive member is formed on a surface and in a hole section of a substrate, and a resist is formed on a part of the base conductive member in which a conductive layer is not to be formed. The conductive layer is formed on a part except for the part in which the resist has been formed, and a mask metal is formed on the conductive layer. Then, the resist is removed, and the base conductive member is etched using the mask metal as a mask to form the conductive layer into a predetermined shape.Type: ApplicationFiled: February 17, 2011Publication date: May 10, 2012Inventors: Isao Muragishi, Takayuki Kai, Daishiro Saito, Daisuke Yamamoto, Takeshi Koiwasaki
-
Patent number: 8173542Abstract: Provided are a method of forming a conductive layer on an inner portion of a through-electrode in which uniform adhesion property of plating in the inner portion of a through-hole is enhanced and a tact time is short, and a semiconductor device. The method of forming a conductive layer includes: a first plating step of forming a first plating layer on the inner portion of the through-hole; a plating suppression layer forming step of forming a plating suppression layer including a material different from a material of the first plating layer in an opening portion of the through-hole after the first plating step; and a second plating step of forming a second plating layer by plating on the inner portion of the through-hole after the plating suppression layer forming step.Type: GrantFiled: December 9, 2009Date of Patent: May 8, 2012Assignee: Canon Kabushiki KaishaInventor: Takashi Sakaki
-
Patent number: 8169085Abstract: A semiconductor device according to one embodiment includes: a substrate; a wiring provided above the substrate and including a graphene nanoribbon layer comprising a plurality of laminated graphene nanoribbon sheets; and a wiring connecting member penetrating at least one of the plurality of graphene nanoribbon sheets for connecting the wiring and a conductive member above or below the wiring.Type: GrantFiled: January 29, 2010Date of Patent: May 1, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Yousuke Akimoto, Makoto Wada
-
Patent number: 8169084Abstract: It is described a bond pad structure and a method for producing the same, the bond pad structure (1), comprising: a substrate (3) having a surface (17) to be electrically contacted; a first isolator layer (5) contacting the surface (17) of the substrate in a first region (a); a first metal layer (9) contacting the surface (17) of the substrate (3) in a second region (b) adjacent the first region (a) and partly overlapping the first isolator layer (5); a second isolator layer (11) at least partly overlapping the first isolator layer (5) and the first metal layer (9); a second metal layer (13) at least partly overlapping the second isolator layer (11) in the second region (b); wherein a maximum thickness (U) of the second metal layer (13) perpendicular to the surface (17) of the substrate (3) is smaller than a maximum thickness (t0) of the first isolator layer (5) perpendicular to the surface (17) of the substrate (3).Type: GrantFiled: November 12, 2007Date of Patent: May 1, 2012Assignee: NXP B.V.Inventors: Bengt Philippsen, Hans-Joerg Klammer
-
Publication number: 20120100713Abstract: A semiconductor device and a method for forming the same are disclosed. In the method for manufacturing the semiconductor device, a lower electrode material is deposited over a semiconductor substrate including a lower electrode contact plug so as to form a sacrificial insulation film. After the sacrificial insulation film and a lower electrode material are etched using a dry etching process, additional lower electrode material is deposited and etched back so as to form a lower electrode. As a result, a margin or region between a lower electrode contact plug and the lower electrode can be guaranteed.Type: ApplicationFiled: September 20, 2011Publication date: April 26, 2012Applicant: Hynix Semiconductor Inc.Inventor: Sung Soo KIM
-
Publication number: 20120098135Abstract: An embodiment of an integrated device, including a chip of semiconductor material wherein an integrated circuit is integrated, is proposed; the integrated device includes a set of contact terminals for contacting the integrated circuit. At least one contact terminal of said set of contact terminals includes a contact layer of metal material being suitable to be directly coupled mechanically to an element external to the chip, and a coupling element for improving an electrical and/or mechanical coupling between the contact layer and the chip. The coupling element includes a coupling layer being formed by a combination between the metal material of the contact layer and the semiconductor material of the chip, with the coupling layer that is directly coupled to the chip and to the contact layer.Type: ApplicationFiled: October 25, 2011Publication date: April 26, 2012Applicant: STMICROELECTRONICS S.R.L.Inventors: Paolo BADALA', Antonello SANTANGELO, Alessandra ALBERTI
-
Patent number: 8163647Abstract: An electronic device having a structure of an ohmic connection to a carbon element cylindrical structure body, wherein a metal material is positioned inside the junction part of a carbon element cylindrical structure body joined to a connection objective and the carbon element cylindrical structure body and the connection objective are connected by an ohmic contact. Methods for producing such an electronic device are also disclosed. Further, a method for growing a carbon nanotube is disclosed.Type: GrantFiled: July 8, 2009Date of Patent: April 24, 2012Assignee: Fujitsu LimitedInventors: Akio Kawabata, Mizuhisa Nihei
-
Patent number: 8158538Abstract: The present invention relates to a single-electron transistor (SET) operating at room temperature and a method of manufacturing the same, and to be specific, to a single-electron transistor operating at room temperature and a method of manufacturing the same, which are capable of minimizing influence of the gate voltage on tunneling barriers and effectively controlling the electric potential of a quantum dot (QD), by forming the quantum dot using a trenched nano-wire structure and forming the gate to wrap most of the way around the quantum dot.Type: GrantFiled: September 1, 2010Date of Patent: April 17, 2012Assignee: Nanochips, Inc.Inventors: Jung Bum Choi, Seung Jun Shin
-
Patent number: 8158510Abstract: A semiconductor device is made by depositing an encapsulant material between first and second plates of a chase mold to form a molded substrate. A first conductive layer is formed over the molded substrate. A resistive layer is formed over the first conductive layer. A first insulating layer is formed over the resistive layer. A second insulating layer is formed over the first insulating layer, resistive layer, first conductive layer, and molded substrate. A second conductive layer is formed over the first insulating layer, resistive layer, and first conductive layer. A third insulating layer is formed over the second insulating layer and second conductive layer. A bump is formed over the second conductive layer. The first conductive layer, resistive layer, first insulating layer, and second conductive layer constitute a MIM capacitor. The second conductive layer is wound to exhibit inductive properties.Type: GrantFiled: November 19, 2009Date of Patent: April 17, 2012Assignee: STATS ChipPAC, Ltd.Inventor: Yaojian Lin
-
Publication number: 20120080795Abstract: One or more embodiments relate to a method for forming a semiconductor structure, comprising: providing a workpiece; forming a dielectric barrier layer over the workpiece; forming an opening through the dielectric barrier layer; forming a seed layer over the dielectric barrier layer and within the dielectric barrier layer opening; and electroplating a first fill layer on the seed layer.Type: ApplicationFiled: September 30, 2010Publication date: April 5, 2012Inventors: Gerald DALLMANN, Dirk MEINHOLD, Alfred VATER
-
Patent number: 8148212Abstract: A plurality of nanowires is grown on a first substrate in a first direction perpendicular to the first substrate. An insulation layer covering the nanowires is formed on the first substrate to define a nanowire block including the nanowires and the insulation layer. The nanowire block is moved so that each of the nanowires is arranged in a second direction parallel to the first substrate. The insulation layer is partially removed to partially expose the nanowires. A gate line covering the exposed nanowires is formed. Impurities are implanted into portions of the nanowires adjacent to the gate line.Type: GrantFiled: November 25, 2008Date of Patent: April 3, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Moon-Sook Lee
-
Patent number: 8148231Abstract: A semiconductor device and a method of fabricating the same include an electrode having a nickel layer with impurities. The electrode having a nickel layer with impurities can be a gate electrode or a capacitor electrode. The electrode having a nickel layer with impurities may include a combination of a pure nickel layer and a nickel layer with impurities.Type: GrantFiled: December 24, 2008Date of Patent: April 3, 2012Assignee: Hynix Semiconductor Inc.Inventors: Kwan-Woo Do, Kee-Jeung Lee, Deok-Sin Kil, Young-Dae Kim, Jin-Hyock Kim, Kyung-Woong Park, Jeong-Yeop Lee
-
Patent number: 8143173Abstract: A method for manufacturing a semiconductor device includes: (a) forming a stress relaxation layer on a first surface having an electrode of a semiconductor substrate; (b) forming a wiring line so as to cover the electrode and the stress relaxation layer after step (a); (c) forming a solder resist layer on the wiring line after step (b); and (d) forming a protective layer on a second surface opposite to the first surface of the semiconductor substrate after step (c).Type: GrantFiled: November 20, 2007Date of Patent: March 27, 2012Assignee: Seiko Epson CorporationInventor: Yasunori Kurosawa
-
Publication number: 20120070981Abstract: The present disclosure relates to the field of microelectronic device fabrication and, more particularly, to the formation of copper-containing seed layers for the fabrication of interconnects in integrated circuits. The copper-containing seed layers may be formed in an atomic layer deposition process with a copper pre-cursor and organometallic co-reagent.Type: ApplicationFiled: September 17, 2010Publication date: March 22, 2012Inventors: Scott B. Clendenning, James M. Blackwell, Patricio Romero, John Plombon
-
Publication number: 20120070979Abstract: The disclosure relates generally to semiconductor device fabrication, and more particularly to methods of electroplating used in semiconductor device fabrication. A method of electroplating includes: immersing an in-process substrate into an electrolytic plating solution to form a first metal layer on the in-process substrate; then performing a first chemical-mechanical polish to a liner on the in-process substrate followed by immersing the in-process substrate into the electrolytic plating solution to form a second metal layer on the first metal layer and the liner; and performing a second chemical-mechanical polish to the liner.Type: ApplicationFiled: September 22, 2010Publication date: March 22, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Felix P. Anderson, Zhong-Xiang He, Anthony K. Stamper, Eric J. White
-
Publication number: 20120070980Abstract: Processes are provided herein for the fabrication of MEMS utilizing both a primary metal that is integrated into the final MEMS structure and two or more sacrificial secondary metals that provide structural support for the primary metal component during machining. A first secondary metal is thinly plated around the primary metal and over the entire surface of the substrate without using photolithography. A second secondary metal, is then thickly plated over the deposited first secondary metal without using photolithography. Additionally, techniques are disclosed to increase the deposition rate of the first secondary metal between primary metal features in order to prevent voiding and thus enhance structural support of the primary metal during machining.Type: ApplicationFiled: December 1, 2011Publication date: March 22, 2012Applicant: TOUCHDOWN TECHNOLOGIES, INC.Inventor: Montray Leavy