Selective Deposition Of Conductive Layer Patents (Class 438/674)
-
Patent number: 8901744Abstract: A hybrid interconnect structure containing copper regions that have different impurities levels within a same opening is provided. In one embodiment, the interconnect structure includes a patterned dielectric material having at least one opening located therein. A dual material liner is located at least on sidewalls of the patterned dielectric material within the at least one opening. The structure further includes a first copper region having a first impurity level located within a bottom region of the at least one opening and a second copper region having a second impurity level located within a top region of the at least one opening and atop the first copper region. In accordance with the present disclosure, the first impurity level of the first copper region is different from the second impurity level of the second copper region.Type: GrantFiled: August 6, 2013Date of Patent: December 2, 2014Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, David V. Horak, Charles W. Koburger, III, Shom Ponoth
-
Patent number: 8895425Abstract: A method of forming a channel layer of an electric device according to an embodiment is provided. First, a conductive substrate including an insulating layer on the substrate is provided. The conductive substrate and a metal to be plated are used as respective electrodes to carry out electroplating within an electrolyte solution. In this case, electrons provided by a tunneling current passing through the insulating layer from the conductive substrate are bonded with ions of the metal within the electrolyte solution to form a metal channel layer on the insulating layer.Type: GrantFiled: September 14, 2012Date of Patent: November 25, 2014Assignee: SNU R&DB FoundationInventors: Young June Park, Seok Ha Lee, Jun Ho Chun, Yeonkyu Choi
-
Patent number: 8895340Abstract: A process for forming a carbon nanotube field effect transistor (CNTFET) device includes site-specific nanoparticle deposition on a CNTFET that has one or more carbon nanotubes, a source electrode, a drain electrode, and a sacrificial electrode on a substrate with an interposed dielectric layer. The process includes control of PMMA removal and electrodeposition in order to select nanoparticle size and deposition location down to singular nanoparticle deposition. The CNTFET device resulting in ultra-sensitivity for various bio-sensing applications, including detection of glucose at hypoglycemic levels.Type: GrantFiled: September 10, 2013Date of Patent: November 25, 2014Assignee: Georgetown UniversityInventors: Makarand Paranjape, Yian Liu
-
Patent number: 8865583Abstract: A method for manufacturing a semiconductor device of one embodiment of the present invention includes: forming an insulation layer to be processed over a substrate; forming a first sacrificial layer in a first area over the substrate, the first sacrificial layer being patterned to form in the first area a functioning wiring connected to an element; forming a second sacrificial layer in a second area over the substrate, the second sacrificial layer being patterned to form in the second area a dummy wiring; forming a third sacrificial layer at a side wall of the first sacrificial layer and forming a fourth sacrificial layer at a side wall of the second sacrificial layer, the third sacrificial layer and the fourth sacrificial layer being separated; forming a concavity by etching the insulation layer to be processed using the third sacrificial layer and the fourth sacrificial layer as a mask; and filling a conductive material in the concavity.Type: GrantFiled: October 31, 2012Date of Patent: October 21, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Kosuke Yanagidaira, Chikaaki Kodama
-
Patent number: 8865595Abstract: A semiconductor device and methods for small trench patterning are disclosed. The device includes a plurality of gate structures and sidewall spacers, an etch stop layer disposed over the sidewall spacers, an interlayer dielectric (ILD) layer disposed on a bottom portion of the etch stop layer, an etch buffer layer disposed on an upper portion of the etch stop layer, and a plurality of metal plugs between the gate structures. An upper portion of the metal plugs is adjacent to the etch buffer layer and a lower portion of the metal plugs is adjacent to the ILD layer.Type: GrantFiled: January 5, 2012Date of Patent: October 21, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ya Hui Chang
-
Publication number: 20140306275Abstract: A semiconductor device is disclosed. The semiconductor device includes an insulating layer formed selectively on a semiconductor layer; a lower electrode, formed on the insulating layer, having an end portion at a position spaced apart by a predetermined distance inward from a periphery of the insulating layer; a dielectric film formed on the lower electrode; an upper electrode, formed on the dielectric film, facing the lower electrode with the dielectric film interposed between the upper electrode and the lower electrode; and a passivation film, formed to cover the insulating layer, starting from the end portion of the lower electrode and extending toward the periphery of the insulating layer. The passivation film includes an insulating material having an etching selectivity with respect to the insulating layer.Type: ApplicationFiled: April 15, 2014Publication date: October 16, 2014Applicant: ROHM CO., LTD.Inventors: Shinya YAMAZAKI, Ryotaro YAGI
-
Patent number: 8860184Abstract: Spacer-based pitch division lithography techniques are disclosed that realize pitches with both variable line widths and variable space widths, using a single spacer deposition. The resulting feature pitches can be at or below the resolution limit of the exposure system being used, but they need not be, and may be further reduced (e.g., halved) as many times as desired with subsequent spacer formation and pattern transfer processes as described herein. Such spacer-based pitch division techniques can be used, for instance, to define narrow conductive runs, metal gates and other such small features at a pitch smaller than the original backbone pattern.Type: GrantFiled: December 29, 2011Date of Patent: October 14, 2014Assignee: Intel CorporationInventors: Swaminathan Sivakumar, Elliot N. Tan
-
Patent number: 8853677Abstract: Metal ink compositions, methods of forming such compositions, and methods of forming conductive layers are disclosed. The ink composition includes a bulk metal, a transition metal source, and an organic solvent. The transition metal source may be a transition metal capable of forming a silicide, in an amount providing from 0.01 to 50 at. % of the transition metal relative to the bulk metal. Conductive structures may be made using such ink compositions by forming a silicon-containing layer on a substrate, printing a metal ink composition on the silicon-containing layer, and curing the composition. The metal inks of the present invention have high conductivity and form low resistivity contacts with silicon, and reduce the number of inks and printing steps needed to fabricate integrated circuits.Type: GrantFiled: June 16, 2011Date of Patent: October 7, 2014Assignee: Thin Film Electronics ASAInventors: Joerg Rockenberger, Yu Chen, Fabio Zürcher, Scott Haubrich
-
Patent number: 8853862Abstract: Embodiments of the present invention provide a contact structure for transistor. The contact structure includes a first epitaxial-grown region between a first and a second gate of, respectively, a first and a second transistor; a second epitaxial-grown region directly on top of the first epitaxial-grown region with the second epitaxial-grown region having a width that is wider than that of the first epitaxial-grown region; and a silicide region formed on a top portion of the second epitaxial-grown region with the silicide region having an interface, with rest of the second epitaxial-grown region, that is wider than that of the first epitaxial-grown region. In one embodiment, the second epitaxial-grown region is at a level above a top surface of the first and second gates of the first and second transistors.Type: GrantFiled: December 20, 2011Date of Patent: October 7, 2014Assignee: International Business Machines CorporationInventors: Emre Alptekin, Reinaldo Vega
-
Patent number: 8846545Abstract: A method of producing an inorganic multi-layered thin film structure includes providing a substrate. A patterned deposition inhibiting material layer is provided on the substrate. A first inorganic thin film material layer is selectively deposited on a region of the substrate where the deposition inhibiting material layer is not present using an atomic layer deposition process. A second inorganic thin film material layer is selectively deposited on the region of the substrate where the thin film deposition inhibiting material layer is not present using an atomic layer deposition process.Type: GrantFiled: August 31, 2012Date of Patent: September 30, 2014Assignee: Eastman Kodak CompanyInventors: Carolyn R. Ellinger, David H. Levy, Shelby F. Nelson
-
Publication number: 20140273450Abstract: A method of arranging a diamagnetic rod includes levitating a diamagnetic rod above a contact line at which a first magnet contacts a second magnet, the first magnet and the second magnet having diametric magnetization in a direction perpendicular to the contact line.Type: ApplicationFiled: August 16, 2013Publication date: September 18, 2014Applicant: International Business Machines CorporationInventors: Qing Cao, Oki Gunawan
-
Publication number: 20140273449Abstract: A system for self-aligning diamagnetic materials includes first and second magnets contacting each other along a contact line and having a diametric magnetization perpendicular to the contact line and a diamagnetic rod positioned to levitate above the contact line of the first and second magnets.Type: ApplicationFiled: March 13, 2013Publication date: September 18, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Qing Cao, Oki Gunawan
-
Publication number: 20140264891Abstract: A spacer etching process produces ultra-narrow conductive lines in a plurality of semiconductor dice. Sub-lithographic patterning of the conductive lines are compatible with existing aluminum and copper backend processing. A first dielectric is deposited onto the semiconductor dice and trenches are formed therein. A conductive film is deposited onto the first dielectric and the trench surfaces. All planar conductive film is removed from the faces of the semiconductor dice and bottoms of the trenches, leaving only conductive films on the trench walls, whereby “fence conductors” are created therefrom. Thereafter the gap between the conductive films on the trench walls are filled in with insulating material. A top portion of the insulated gap fill is thereafter removed to expose the tops of the fence conductors. Portions of the fence conductors and surrounding insulating materials are removed at appropriate locations to produce desired conductor patterns comprising isolated fence conductors.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Inventor: Paul Fest
-
Publication number: 20140248771Abstract: A method of forming a conductive material comprises forming at least one opening extending through an organic material and an insulative material underlying the organic material to expose at least a portion of a substrate and a conductive contact in the substrate. The method further comprises lining exposed surfaces of the insulative material, the conductive contact, and the at least a portion of the substrate in the at least one opening with a conductive material without forming the conductive material on the organic material.Type: ApplicationFiled: May 14, 2014Publication date: September 4, 2014Applicant: MICRON TECHNOLOGY, INC.Inventor: Eugene P. Marsh
-
Patent number: 8815735Abstract: A semiconductor device comprises a substrate, a dielectric layer, an undoped silicon layer, and a silicon material. The substrate comprises a doped region. The dielectric layer is formed on the substrate and comprises a contact hole, and the contact hole corresponds to the doped region. The undoped silicon layer is formed on the doped region. The silicon material fills the contact hole from the undoped silicon layer.Type: GrantFiled: May 3, 2012Date of Patent: August 26, 2014Assignee: Nanya Technology CorporationInventors: Yi Jung Chen, Kuo Hui Su, Chiang Hung Lin
-
Publication number: 20140225067Abstract: A nanostructure, an optical device including the nanostructure, and methods of manufacturing the nanostructure and the optical device. A method of manufacturing a nanostructure may include forming a block copolymer template layer and a precursor pattern of metal coupled to the block copolymer template layer on a graphene layer, and forming a metal nanopattern on the graphene layer by removing the block copolymer template layer and reducing the precursor pattern.Type: ApplicationFiled: February 12, 2014Publication date: August 14, 2014Applicants: UNIST ACADEMY-INDUSTRY RESEARCH CORPORATION, SAMSUNG ELECTRONICS CO., LTD.Inventors: Un-jeong KIM, Jin-eun KIM, Young-geun ROH, Soo-jin PARK, Yeon-sang PARK, Seung-min YOO, Chang-won LEE, Jae-soong LEE, Sang-mo CHEON
-
Patent number: 8802487Abstract: Stencil for a screen-printing system, comprising slits (22, 23) in a central printing zone (13), forming a pattern to be printed, characterized in that it comprises one or more apertures (32) in a peripheral deforming zone (14), which apertures are intended to cause this peripheral deforming zone (14) to deform under the effect of a stress applied to the stencil while reducing deformation of the central printing one (13).Type: GrantFiled: February 3, 2012Date of Patent: August 12, 2014Assignee: Commissariat a l'energie Atomique et aux Energies AlternativesInventors: Armand Bettinelli, Frédéric Barbier
-
Patent number: 8790953Abstract: The surface of silicon is textured to create black silicon on a nano-micro scale by electrochemical reduction of a silica layer on silicon in molten salts. The silica layer can be a coating, or a layer caused by the oxidation of the silicon.Type: GrantFiled: June 27, 2011Date of Patent: July 29, 2014Inventors: Derek John Fray, Eimutis Juzeliunas
-
Patent number: 8771495Abstract: A method and composition for metallizing a via feature in a semiconductor integrated circuit device substrate, using a leveler compound which is a dipyridyl compound.Type: GrantFiled: March 5, 2013Date of Patent: July 8, 2014Assignee: Enthone Inc.Inventors: Vincent Paneccasio, Jr., Xuan Lin, Richard Hurtubise, Qingyun Chen
-
Patent number: 8772155Abstract: High aspect ratio trenches may be filled with metal that grows more from the bottom than the top of the trench. As a result, the tendency to form seams or to close off the trench at the top during filling may be reduced in some embodiments. Material that encourages the growth of metal may be formed in the trench at the bottom, while leaving the region of the trench near the top free of such material to encourage growth upwardly from the bottom.Type: GrantFiled: November 18, 2010Date of Patent: July 8, 2014Assignee: Micron Technology, Inc.Inventors: Shai Haimson, Avi Rozenblat, Dror Horvitz, Maor Rotlain, Rotem Drori
-
Publication number: 20140183634Abstract: A method is provided for forming a printed top gate thin film transistor (TFT) with a short channel length. The method provides a substrate with a low surface energy top surface. A metal ink line is continuously printed across a region of the substrate top surface, and in response to the surface tension of the printed metal ink, discrete spherical ink caps are formed in the region. Then, the surface energy of the substrate top surface in the region is increased. A source metal ink line is printed overlying a source spherical ink cap contact, and a drain metal ink line, parallel to the source metal ink line, is printed overlying a drain spherical ink cap contact. After depositing a semiconductor film, a channel is formed in the semiconductor film between the source and drain spherical ink cap contacts having a channel length equal to the first distance.Type: ApplicationFiled: January 3, 2013Publication date: July 3, 2014Inventors: Kurt Ulmer, Kanan Puntambekar
-
Patent number: 8753933Abstract: Methods of selectively forming a conductive material and methods of forming metal conductive structures are disclosed. An organic material may be patterned to expose regions of an underlying material. The underlying material may be exposed to a precursor gas, such as a platinum precursor gas, that reacts with the underlying material without reacting with the remaining portions of the organic material located over the underlying material. The precursor gas may be used in an atomic layer deposition process, during which the precursor gas may selectively react with the underlying material to form a conductive structure, but not react with the organic material. The conductive structures may be used, for example, as a mask for patterning during various stages of semiconductor device fabrication.Type: GrantFiled: November 19, 2008Date of Patent: June 17, 2014Assignee: Micron Technology, Inc.Inventor: Eugene P. Marsh
-
Patent number: 8748313Abstract: A method for making a mask for semiconductor manufacturing. The method includes providing a base layer, forming a conductive layer on the base layer, and forming a photoresist layer on the conductive layer. Additionally, the method includes exposing selectively the photoresist layer to an energy illumination, developing the photoresist layer by removing a first portion of the photoresist layer, and depositing a metal layer by an electroforming process. The electroforming process includes submerging the conductive layer into a chemical bath, and applying a deposition voltage across a negative electrode and a positive electrode. Moreover, the method includes removing a second portion of the photoresist layer, and removing a first portion of the conductive layer.Type: GrantFiled: October 4, 2010Date of Patent: June 10, 2014Assignees: Semiconductor Manufaturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Hsin Chin Chen
-
Patent number: 8741772Abstract: A resistive memory device having an in-situ nitride initiation layer is disclosed. The nitride initiation layer is formed above the first electrode, and the metal oxide switching layer is formed above the nitride initiation layer to prevent oxidation of the first electrode. The nitride initiation layer may be a metal nitride layer that is formed by atomic layer deposition in the same chamber in which the metal oxide switching layer is formed. The nitride initiation layer and metal oxide switching layer may alternatively be formed in a chemical vapor deposition (CVD) chamber or a physical vapor deposition (PVD) chamber.Type: GrantFiled: February 16, 2012Date of Patent: June 3, 2014Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventor: Albert Lee
-
Publication number: 20140145310Abstract: A method of manufacturing a thin film device, the method includes: forming a functional film having a predetermined pattern on a surface of a first substrate; covering the surface of the first substrate and the functional film with an insulating film; and transferring the insulating film and the functional film from the first substrate to a second substrate.Type: ApplicationFiled: November 21, 2013Publication date: May 29, 2014Applicant: Sony CorporationInventor: Ryuto Akiyama
-
Patent number: 8735226Abstract: Methods for forming or patterning nanostructure arrays are provided. The methods involve formation of arrays on coatings comprising nanostructure association groups, formation of arrays in spin-on-dielectrics, solvent annealing after nanostructure deposition, patterning using resist, and/or use of devices that facilitate array formation. Related devices for forming nanostructure arrays are also provided, as are devices including nanostructure arrays (e.g., memory devices).Type: GrantFiled: August 1, 2013Date of Patent: May 27, 2014Assignee: SanDisk CorporationInventors: Jian Chen, Karen Chu Cruden, Xiangfeng Duan, Chao Liu, J. Wallace Parce
-
Patent number: 8722536Abstract: A circuit substrate uses post-fed top side power supply connections to provide improved routing flexibility and lower power supply voltage drop/power loss. Plated-through holes are used near the outside edges of the substrate to provide power supply connections to the top metal layers of the substrate adjacent to the die, which act as power supply planes. Pins are inserted through the plated-through holes to further lower the resistance of the power supply path(s). The bottom ends of the pins may extend past the bottom of the substrate to provide solderable interconnects for the power supply connections, or the bottom ends of the pins may be soldered to “jog” circuit patterns on a bottom metal layer of the substrate which connect the pins to one or more power supply terminals of an integrated circuit package including the substrate.Type: GrantFiled: August 5, 2013Date of Patent: May 13, 2014Assignee: International Business Machines CorporationInventors: Daniel Douriet, Francesco Preda, Brian L. Singletary, Lloyd A. Walls
-
Patent number: 8716132Abstract: A method for integrating metal-containing cap layers into copper (Cu) metallization of semiconductor devices to improve electromigration and stress migration in bulk Cu metal. In one embodiment, the method includes providing a patterned substrate containing Cu metal surfaces and dielectric layer surfaces, exposing the patterned substrate to a process gas comprising a metal-containing precursor, and irradiating the patterned substrate with electromagnetic radiation, where selective metal-containing cap layer formation on the Cu metal surfaces is facilitated by the electromagnetic radiation. In some embodiments, the method further includes pre-treating the patterned substrate with additional electromagnetic radiation and optionally a cleaning gas prior to forming the metal-containing cap layer.Type: GrantFiled: February 13, 2009Date of Patent: May 6, 2014Assignee: Tokyo Electron LimitedInventors: Tadahiro Ishizaka, Shigeru Mizuno
-
Patent number: 8709943Abstract: A masking layer is formed on a dielectric region of an electronic device so that, during subsequent formation of a capping layer on electrically conductive regions of the electronic device that are separated by the dielectric region, the masking layer inhibits formation of capping layer material on or in the dielectric region. The capping layer can be formed selectively on the electrically conductive regions or non-selectively; in either case, capping layer material formed over the dielectric region can subsequently be removed, thus ensuring that capping layer material is formed only on the electrically conductive regions. Silane-based materials, can be used to form the masking layer. The capping layer can be formed of an conductive material, a semiconductor material, or an insulative material, and can be formed using any appropriate process, including conventional deposition processes such as electroless deposition, chemical vapor deposition, physical vapor deposition or atomic layer deposition.Type: GrantFiled: May 13, 2013Date of Patent: April 29, 2014Assignee: Intermolecular, Inc.Inventors: Thomas R. Boussie, David E. Lazovsky, Sandra G. Malhotra
-
Publication number: 20140106564Abstract: A first plate-able layer is selectively plated to form one or more redistribution paths. The connection points of an IC package are connected to the redistribution paths, and the IC package is over molded for stability. The first plate-able layer is then removed, leaving the one or more redistribution paths exposed. The redistribution paths allow one or more contact points of the IC package to be moved to a new location in order to facilitate integration of the IC package into a system. By plating the redistribution paths up from the first plate-able layer, fine geometries for repositioning the contact points of the IC package with minimal conductor thickness are achieved without the need for specialized manufacturing equipment. Accordingly, a redistribution layer is formed at a low cost while minimizing the impact of the layer on the operation of the IC device.Type: ApplicationFiled: March 26, 2013Publication date: April 17, 2014Applicant: RF Micro Devices, Inc.Inventors: John August Orlowski, David Jandzinski
-
Patent number: 8691597Abstract: An automatic analyzer detects voltage applied across electrodes, and judges whether voltage value falls within set voltage range. When the detected voltage value is lower than minimum value of set voltage range, the analyzer calculates the deficient amount of base solution based on the detected voltage value, controls a valve to supply the deficient amount of base solution, then, performs operation control of the valve so as to keep the prescribed amount of plating solution in plating solution tank, and discharges plating solution. When the detected voltage value is higher than maximum value of set voltage range, the analyzer calculates the excess amount of base solution based on the detected voltage value, controls a valve, and supplies pure water into the tank so that the base solution concentration falls within prescribed range to dilute plating solution, then controls a valve, and discharges plating solution so as to keep prescribed amount.Type: GrantFiled: July 12, 2012Date of Patent: April 8, 2014Assignee: Renesas Electronics CorporationInventor: Taku Kanaoka
-
Patent number: 8691678Abstract: A nickel based alloy coating and a method for applying the nickel based alloy as a coating to a substrate. The nickel based alloy comprises about 0.1-15% rhenium, about 5-55% of an element selected from the group consisting of cobalt, iron and combinations thereof, sulfur included as a microalloying addition in amounts from about 100 parts per million (ppm) to about 300 ppm, the balance nickel and incidental impurities. The nickel-based alloy of the present invention is applied to a substrate, usually an electro-mechanical device such as a MEMS, by well-known plating techniques. However, the plating bath must include sufficient sulfur to result in deposition of 100-300 ppm sulfur as a microalloyed element. The coated substrate is heat treated to develop a two phase microstructure in the coating.Type: GrantFiled: November 13, 2012Date of Patent: April 8, 2014Assignee: Tyco Electronics CorporationInventors: Robert Daniel Hilty, Valerie Lawrence, George Jyh-Shann Chou
-
Patent number: 8685850Abstract: According to one embodiment of the invention, the gate contact is formed by a selective deposition on the gate electrode. One acceptable technique for the selective deposition is by plating. Plating is one process by which a metal structure, such as a gate contact, may be formed directly on the gate electrode. The plating is carried out by immersing the semiconductor die in a plating solution with the gate electrode exposed. The gate contact is plated onto the gate electrode and thus is ensured of being fully aligned exactly to the gate electrode. After this, the appropriate dielectric layers are formed adjacent the gate contact and over the source and drain to ensure that the gate electrode is electrically isolated from other components of the transistor.Type: GrantFiled: June 12, 2012Date of Patent: April 1, 2014Assignees: STMicroelectronics, Inc., International Business Machines CorporationInventors: John H. Zhang, Lawrence A. Clevenger, Carl J. Radens, Yiheng Xu
-
Patent number: 8679974Abstract: A method for fabricating interconnecting lines inside via holes of a semiconductor device comprises steps of providing a template having a receiving trench and a connection surface both on the same side of the template; filling an electric-conduction material into the receiving trench; connecting a substrate having at least one via hole with the connection surface to interconnect the via hole with the receiving trench; heating the electric-conduction material to a working temperature to liquefy a portion of the electric-conduction material and make it flows from the receiving trench into the via hole; and cooling the electric-conduction material to form an interconnecting line inside the via hole. The present invention fabricates interconnecting lines by a heat-forming method, which features simple steps and has advantages of shorter fabrication time, lower fabrication complexity, higher fabrication efficiency, higher yield and lower fabrication cost.Type: GrantFiled: March 9, 2012Date of Patent: March 25, 2014Assignee: National Tsing Hua UniversityInventors: Wei-leun Fang, Chia Han Lin, Feng Yu Lee
-
Method for manufacturing semiconductor device having interlayer dielectric layers and a gate contact
Patent number: 8673776Abstract: A method for manufacturing a semiconductor device comprises: providing a substrate having an active area and a gate structure on the active area and formed with a first interlayer dielectric layer thereon, wherein the first interlayer dielectric layer has a first open to expose a portion of a surface of the active area, and an upper surface of the first interlayer dielectric layer is substantially flush with an upper surface of the gate; filling the first open with a first conductive material to form a first portion of contact; forming a second interlayer dielectric layer over the first interlayer dielectric layer, the second interlayer dielectric layer having a second open to substantially expose an upper part of the first portion of the contact in the first open; and filling the second open with a second conductive material to form a second portion of the contact.Type: GrantFiled: November 28, 2011Date of Patent: March 18, 2014Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Xinpeng Wang -
Patent number: 8664106Abstract: A method of manufacturing a semiconductor device, wherein a first substrate where first electrode pads are formed and a second substrate where second electrode pads are formed are stacked and the first electrode pads and the corresponding second electrode pads are electrically connected thereby forming the semiconductor device is disclosed. The method includes steps of performing a first hydrophilic treatment with respect to the first electrode pads; supplying liquid to a surface where the first electrode pads are formed in the first substrate; and placing the second substrate on the first substrate to which the liquid is supplied so that the surface where the first electrode pads are formed opposes a surface where the second electrode pads are formed, thereby aligning the first electrode pads and the second electrode pads by the liquid that gathers in the first electrode pads that have been subject to the first hydrophilic treatment.Type: GrantFiled: September 7, 2010Date of Patent: March 4, 2014Assignee: Tokyo Electron LimitedInventor: Haruo Iwatsu
-
Publication number: 20140057429Abstract: A method of forming a multi-floor step pattern structure includes forming a stacked structure having alternating insulating interlayers and sacrificial layers on a substrate. A first photoresist pattern is formed on the stacked structure. A first preliminary step pattern structure is formed by etching portions of the stacked structure using the first photoresist pattern as an etching mask. A passivation layer pattern is formed on upper surfaces of the first photoresist pattern and the first preliminary step pattern structure. A second photoresist pattern is formed by removing a side wall portion of the first photoresist pattern exposed by the passivation layer pattern. A second preliminary step pattern structure is formed by etching exposed insulating interlayers and underlying sacrificial layers using the second photoresist pattern as an etching mask. The above steps may be repeated on the second preliminary step pattern structure to form the multi-floor step pattern structure.Type: ApplicationFiled: June 5, 2013Publication date: February 27, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung-Ik Oh, Dae-Hyun Jang, Seong-soo Lee, Han-Na Cho
-
Publication number: 20140054786Abstract: An embodiment of the invention provides a chip package including a semiconductor substrate having a first surface and a second surface opposite thereto. A conducting pad is located on the first surface. A side recess is on at least a first side of the semiconductor substrate, wherein the side recess extends from the first surface toward the second surface and across the entire length of the first side. A conducting layer is located on the first surface and electrically connected to the conducting pad, wherein the conducting layer extends to the side recess.Type: ApplicationFiled: August 12, 2013Publication date: February 27, 2014Applicant: XINTEC INC.Inventors: Yu-Lung HUANG, Chao-Yen LIN, Wei-Luen SUEN, Chien-Hui CHEN
-
Patent number: 8637401Abstract: A method is explained that allows for a via to be filled with a dispensed material while the substrate is in continuous movement. A device is described that allows for a via to be filled while the target substrate is in continuous movement. The device consists of a material jetting system, a machine vision system that can detect the optimum trigger point, an electronic control circuit, a feedback mechanism and a web handling provision.Type: GrantFiled: March 29, 2010Date of Patent: January 28, 2014Inventors: Anthony Nicholas Brady Garvan, III, Christoph Erben, Darren Lochun
-
Patent number: 8637400Abstract: A method of forming a semiconductor structure includes forming a sacrificial conductive material layer. The method also includes forming a trench in the sacrificial conductive material layer. The method further includes forming a conductive feature in the trench. The method additionally includes removing the sacrificial conductive material layer selective to the conductive feature. The method also includes forming an insulating layer around the conductive feature to embed the conductive feature in the insulating layer.Type: GrantFiled: June 21, 2011Date of Patent: January 28, 2014Assignee: International Business Machines CorporationInventors: David V. Horak, Charles W. Koburger, Shom Ponoth, Chih-Chao Yang
-
Publication number: 20140017889Abstract: A method of forming a fine pattern of a semiconductor device using double SPT process, which is capable of implementing a line and space pattern having a uniform fine line width by applying a double SPT process including a negative SPT process, is provided. The method includes a first SPT process and a second SPT process and the second SPT process includes a Negative SPT process.Type: ApplicationFiled: November 16, 2012Publication date: January 16, 2014Applicant: SK HYNIX INC.Inventors: Ki Lyoung LEE, Cheol Kyu BOK, Won Kyu KIM
-
Patent number: 8623706Abstract: A package for a microelectronic element 48, such as a semiconductor chip, has a dielectric mass 86 overlying the package substrate 56 and microelectronic element 48 and has top terminals 38 exposed at the top surface 94 of the dielectric mass 86. Traces 36a, 36b extending along edge surfaces 96, 108 of the dielectric mass 86 desirably connect the top terminals 38 to bottom terminals 64 on the package substrate 56. The dielectric mass 86 can be formed, for example, by molding or by application of a conformal layer 505.Type: GrantFiled: November 14, 2011Date of Patent: January 7, 2014Assignee: Tessera, Inc.Inventor: Belgacem Haba
-
Patent number: 8623700Abstract: The present invention provides a quilt packaging system for microchip, a method for making such a quilt packaging system, microchips that may be used in a such a quilt packaging system, and methods for making such microchips.Type: GrantFiled: November 15, 2006Date of Patent: January 7, 2014Assignee: University of Notre Dame du LacInventors: Gary H. Bernstein, Patrick Fay, Wolfgang Porod, Qing Liu
-
Patent number: 8617970Abstract: The present invention relates to a method of manufacturing a semiconductor device by which the length of nanowires perpendicularly formed can be fabricated with high reproducibility. The method of manufacturing a semiconductor device includes the steps of forming a first layer; forming a stop layer on the first layer, the stop layer having a higher Young's modulus than the first layer; forming a recess by partially removing the first layer and the stop layer; growing nanowires in the recess; forming a planarizing layer; removing the planarizing layer to the level of the stop layer to expose the nanowires from the surface of the planarizing layer; and forming an electrode so as to be in contact with the upper ends of the nanowires.Type: GrantFiled: February 23, 2011Date of Patent: December 31, 2013Assignee: Canon Kabushiki KaishaInventor: Makoto Koto
-
Patent number: 8614142Abstract: A method for manufacturing a laminated structure includes a step of supplying a droplet of a functional fluid selectively to at least a first region of a high surface energy area formed in a wettability variable layer of the laminated structure. In the step, the droplet is supplied by inkjet printing, and a center position of the droplet is determined in such a manner as to satisfy both Equations (1) and (2) below: X<±(L+2S?D?2?)/2 (here, L+2S>D+2?) ??(1) X<±(L+D?2?)/2 (here, L+2D>D+2?) ??(2), where X is a distance between a center position of the first region and the center position of the droplet, D is a diameter of the droplet when travelling, ? is variation in a landing position of the droplet, L is width of the first region, and S is a gap between the first and the second regions.Type: GrantFiled: March 3, 2011Date of Patent: December 24, 2013Assignee: Ricoh Company, Ltd.Inventors: Atsushi Onodera, Hidenori Tomono, Koei Suzuki
-
Patent number: 8609491Abstract: A method for fabricating a semiconductor device includes etching a substrate to form trenches that separate active regions, forming an insulation layer having an opening to open a portion of a sidewall of each active region, forming a silicon layer pattern to gap-fill a portion of each trench and cover the opening in the insulation layer, forming a metal layer over the silicon layer pattern, and forming a metal silicide layer as buried bit lines, where the metal silicide layer is formed when the metal layer reacts with the silicon layer pattern.Type: GrantFiled: June 6, 2011Date of Patent: December 17, 2013Assignee: Hynix Semiconductor Inc.Inventor: Eui-Seong Hwang
-
Patent number: 8604604Abstract: A method of making a conductive interconnect structure includes the steps of: electrodepositing a metal on a conductive surface (4) of a carrier (2) to form a first elongate conductive interconnect (12); and electrodepositing a dielectric material (14) on said conductive interconnect (12) while the conductive interconnect (12) is in contact with the conductive surface (4).Type: GrantFiled: November 19, 2008Date of Patent: December 10, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventor: John Christopher Rudin
-
Patent number: 8603915Abstract: A multi-stage silicidation process is described wherein a dielectric etch to expose contact regions is timed to be optimal for a highest of the contact regions. After exposing the highest of the contact regions, a silicide is formed on the exposed contact region and the dielectric is re-etched, selective to the formed silicide, to expose another contact region, lower than the highest of the contact regions, without recessing the highest of the contact regions. The process then forms a silicide on the lower contact region. The process may continue to varying depths. Each subsequent etch is performed without the use of additional masking steps. By manipulating diffusive properties of existing silicides and deposited metals, the silicides formed on contact regions with differing depths/height may comprise different compositions and be optimized for different polarity devices such as nFET and pFET devices.Type: GrantFiled: November 28, 2011Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Emre Alptekin, Ahmet S. Ozcan, Viraj Y. Sardesai, Cung D. Tran
-
Patent number: 8592312Abstract: In one disclosed embodiment, the present method for depositing a conductive capping layer on metal lines comprises forming metal lines on a dielectric layer, applying a voltage to the metal lines, and depositing the conductive capping layer on the metal lines. The applied voltage increases the selectivity of the deposition process used, thereby preventing the conductive capping layer from causing a short between the metal lines. The conductive capping layer may be deposited through electroplating, electrolessly, by atomic layer deposition (ALD), or by chemical vapor deposition (CVD), for example. In one embodiment, the present method is utilized to fabricate a semiconductor wafer. In one embodiment, the metal lines comprise copper lines, while the conductive capping layer may comprise tantalum or cobalt. The present method enables deposition of a capping layer having high electromigration resistance.Type: GrantFiled: June 7, 2007Date of Patent: November 26, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: E. Todd Ryan, John A. Iacoponi
-
Patent number: RE45067Abstract: The invention concerns a contactless numerical printing machine for products of average fluidity, such as varnish, glue, and conducting or scratchable ink, onto a substrate of variable thickness and dimensions. The machine includes a special device for printing without contact by projection. The projected materials are materials of average fluidity or composed of large-dimension molecules. The process used includes an electro-acoustic device for control of the projection, and a multiplicity of projection nozzles, each controlled individually. The machine also includes a production chain with different work stations, whose printing devices are controlled by a computer management system. The production chain allows printing with a certain precision in given zones located during the processing by an appropriate work station.Type: GrantFiled: February 19, 2010Date of Patent: August 12, 2014Assignee: MGI FranceInventors: Edmond Abergel, Raphael Renaud