Selective Deposition Of Conductive Layer Patents (Class 438/674)
-
Patent number: 8126297Abstract: A microelectromechanical systems device fabricated on a pre-patterned substrate having grooves formed therein. A lower electrode is deposited over the substrate and separated from an orthogonal upper electrode by a cavity. The upper electrode is configured to be movable to modulate light. A semi-reflective layer and a transparent material are formed over the movable upper electrode.Type: GrantFiled: January 27, 2010Date of Patent: February 28, 2012Assignee: Qualcomm MEMS Technologies, Inc.Inventor: Clarence Chui
-
Patent number: 8119525Abstract: Methods of controlling deposition of metal on field regions of a substrate in an electroplating process are provided. In one aspect, a dielectric layer is deposited under plasma on the field region of a patterned substrate, leaving a conductive surface exposed in the openings. Electroplating on the field region is reduced or eliminated, resulting in void-free features and minimal excess plating. In another aspect, a resistive layer, which may be a metal, is used in place of the dielectric. In a further aspect, the surface of the conductive field region is modified to change its chemical potential relative to the sidewalls and bottoms of the openings.Type: GrantFiled: February 26, 2008Date of Patent: February 21, 2012Assignee: Applied Materials, Inc.Inventors: Jick M. Yu, Wei D. Wang, Rongjun Wang, Hua Chung
-
Patent number: 8115191Abstract: A nanostructure comprising germanium, including wires of less than 1 micron in diameter and walls of less than 1 micron in width, in contact with the substrate and extending outward from the substrate is provided along with a method of preparation.Type: GrantFiled: August 14, 2009Date of Patent: February 14, 2012Assignee: International Business Machines CorporationInventors: Guy Cohen, Hariklia Deligianni, Qiang Huang, Lubomyr T. Romankiw
-
Publication number: 20120032326Abstract: A silicon substrate has a conductive via extending from a first surface of the silicon substrate through the silicon substrate to a second surface of the silicon substrate. A dielectric via extends from the second surface of the silicon substrate toward the first surface of the silicon substrate.Type: ApplicationFiled: August 3, 2010Publication date: February 9, 2012Applicant: XILINX, INC.Inventors: Namhoon Kim, Dong W. Kim, Paul Y. Wu
-
Patent number: 8110448Abstract: In one embodiment, a two terminal multi-channel ESD device is configured to include a zener diode and a plurality of P-N diodes.Type: GrantFiled: August 17, 2010Date of Patent: February 7, 2012Assignee: Semiconductor Components Industries, LLCInventors: Ali Salih, Mingjiao Liu, Thomas Keena
-
Patent number: 8105887Abstract: A first aspect of the invention provides a method of forming a semiconductor device, the method comprising: providing a complimentary metal oxide semiconductor (CMOS) device including: a silicon substrate layer; a silicon dioxide layer thereover; and an n-type field effect transistor (NFET) gate having a first recessed source/drain trench and a p-type field effect transistor (PFET) gate having a second recessed source/drain trench, the NFET gate and the PFET gate located over the silicon dioxide layer; depositing a nitride stress liner in the first recessed source/drain trench and the second recessed source/drain trench; depositing an oxide layer over the nitride stress liner; placing the CMOS device on a handling wafer, wherein the oxide layer is closest to the handling wafer; removing the silicon substrate layer; etching the silicon dioxide layer to form an opening abutting a portion of a source/drain region, the source/drain region abutting one of the first recessed source/drain trench or the second recessType: GrantFiled: July 9, 2009Date of Patent: January 31, 2012Assignee: International Business Machines CorporationInventors: Zhijiong Luo, QingQing Liang, Haizhou Yin, Huilong Zhu
-
Patent number: 8105945Abstract: As a semiconductor device, specifically, a pixel portion included in a semiconductor device is made to have higher precision and higher aperture ratio, it is required to form a smaller wiring in width. In the case of forming a wiring by using an ink-jet method, a dot spreads on a wiring formation surface, and it is difficult to narrow width of a wiring. In the present invention, a photocatalytic substance typified by TiO2 is formed on a wiring formation surface, and a wiring is formed by utilizing photocatalytic activity of the photocatalytic substance. According to the present invention, a narrower wiring, that is, a smaller wiring in width than a diameter of a dot formed by an ink-jet method can be formed.Type: GrantFiled: February 25, 2011Date of Patent: January 31, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Osamu Nakamura, Kiyofumi Ogino
-
Patent number: 8101945Abstract: A disclosed laminated structure includes a wettability variable layer containing a wettability variable material whose surface energy changes when energy is applied thereto and including at least a high surface energy area having high surface energy and a low surface energy area having low surface energy; and a conductive layer disposed on the high surface energy area. The conductive layer includes a first high surface energy area, a second high surface energy area smaller in width than the first high surface energy area, and a third high surface energy area smaller in width than the second high surface energy area. The first high surface energy area and the second high surface energy area are connected by the third high surface energy area.Type: GrantFiled: September 17, 2008Date of Patent: January 24, 2012Assignee: Ricoh Company, Ltd.Inventors: Atsushi Onodera, Hidenori Tomono
-
Patent number: 8101520Abstract: A method of forming patterns of a semiconductor device comprises forming a number of first insulating patterns that define sidewalls by patterning a first insulating layer formed over a semiconductor substrate, forming second insulating patterns, each second insulating pattern comprising a horizontal portion having two ends and being parallel to the semiconductor substrate and spaced protruding portions protruding from both ends of the horizontal portion parallel to the sidewalls of the first insulating patterns, forming third insulating patterns each filling a space between the protruding portions, removing the protruding portions to form trenches, and forming conductive patterns within the respective trenches.Type: GrantFiled: December 30, 2009Date of Patent: January 24, 2012Assignee: Hynix Semiconductor Inc.Inventor: Tae Kyung Kim
-
Publication number: 20120009787Abstract: A method for forming a masking layer of a semiconductor device includes forming a plurality of pillar structures separated by a trench, forming a gap-fill material partially filling the trench and exposing an upper sidewall of each pillar structure, forming a masking layer that covers the pillar structures and the gap-fill material, performing an ion implantation to the masking layer to form an implanted portion covering upper portion of the gap-fill material and one side of the upper sidewalls of each pillar structure and a non-implanted portion covering the other side of the upper sidewalls of each pillar structure, forming a sacrificial layer over the masking layer, exposing the non-implanted portion of the masking layer, and selectively removing the exposed non-implanted portion.Type: ApplicationFiled: November 17, 2010Publication date: January 12, 2012Inventor: Won-Kyu KIM
-
Patent number: 8088685Abstract: The described embodiments of methods of bottom-up metal deposition to fill interconnect and replacement gate structures enable gap-filling of fine features with high aspect ratios without voids and provide metal films with good film quality. In-situ pretreatment of metal film(s) deposited by gas cluster ion beam (GCIB) allows removal of surface impurities and surface oxide to improve adhesion between an underlying layer with the deposited metal film(s). Metal films deposited by photo-induced chemical vapor deposition (PI-CVD) using high energy of low-frequency light source(s) at relatively low temperature exhibit liquid-like nature, which allows the metal films to fill fine feature from bottom up. The post deposition annealing of metal film(s) deposited by PI-CVD densifies the metal film(s) and removes residual gaseous species from the metal film(s). For advanced manufacturing, such bottom-up metal deposition methods address the challenges of gap-filling of fine features with high aspect ratios.Type: GrantFiled: February 9, 2010Date of Patent: January 3, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Simon Su-Horng Lin, Chi-Ming Yang, Chyi Shyuan Chern, Chin-Hsiang Lin
-
Patent number: 8076244Abstract: A method for removing material from surfaces of at least a portion of at least one recess or at least one aperture extending into a surface of a substrate includes pressurizing fluid so as to cause the fluid to flow into the at least one recess or at least one aperture. The fluid may be pressurized by generating a pressure differential across the substrate, which causes the fluid to flow into or through the at least one aperture or recess. Apparatus for pressurizing fluid so as to cause it to flow into or through recesses or apertures in a substrate are also disclosed.Type: GrantFiled: February 10, 2006Date of Patent: December 13, 2011Assignee: Micron Technology, Inc.Inventor: Ross S. Dando
-
Patent number: 8057857Abstract: Novel phase-separation behavior by a mixture, including binary mixture, of patterning compounds, including alkanethiols, when deposited onto a surface, including a gold surface, using micro and nano-deposition tools such as tip and stamp methods like micro-contact printing (?CP), and Dip-Pen Nanolithography (DPN). This behavior is significantly different than that observed in the bulk. This behavior was demonstrated using three examples of compounds: 16-mercaptohexadecanoic acid (MHA), 1-octadecanethiol (ODT), and CF3(CF2)11(CH2)2SH (PFT). The identity of the resulting segregated structure was confirmed by lateral force microscopy (LFM), and by selective metal-organic coordination chemistry. This phenomenon is exploited to print sub-100 nm wide alkanethiol features via conventional ?CP and to form sub-15 nm features using DPN printing, which is below the ultimate resolution of both these techniques. These nano-patterned materials also can serve as templates for constructing more complex architectures.Type: GrantFiled: July 5, 2006Date of Patent: November 15, 2011Assignee: Northwestern UniversityInventors: Chad A. Mirkin, Khalid Salaita
-
Publication number: 20110272808Abstract: A semiconductor process includes the following steps. Firstly, a conductive substrate is provided. Then, at least one insulating pattern is formed on the conductive substrate. Thereafter at least one metal pattern is formed on the insulating pattern. After that, a passivation layer is formed on the conductive substrate to cover the metal pattern by an electroplating process.Type: ApplicationFiled: May 6, 2010Publication date: November 10, 2011Inventor: Wen-Hsiung CHANG
-
Patent number: 8053364Abstract: This disclosure provides a method of fabricating a semiconductor device layer and an associated memory cell. Empirical data may be used to generate a hysteresis curve associated with metal oxide deposition for a metal-insulator-metal structure, with curve measurements reflecting variance of a desired electrical property as a function of cathode voltage used during a sputtering process that uses a biased target. By generating at least one voltage level to be used during the sputtering process, where the voltage reflects a suitable value for the electrical property from among the values obtainable in mixed-mode deposition, a semiconductor device layer may be produced with improved characteristics and durability. A multistable memory cell or array of such cells manufactured according to this process can, for a set of given materials (e.g.Type: GrantFiled: October 1, 2008Date of Patent: November 8, 2011Assignee: Intermolecular, Inc.Inventors: Wayne French, Pragati Kumar, Prashant Phatak, Tony Chiang
-
Publication number: 20110266684Abstract: Additive processes are employed for electrically insulating selected surface regions on a stack of die; and methods for electrically interconnecting die in a stack of die, include additive processes for electrically insulating selected surface regions of the die. Regions that are not insulated according to the invention are available for electrical connection using electrically conductive material applied in flowable form to make electrically conductive traces.Type: ApplicationFiled: October 27, 2010Publication date: November 3, 2011Applicant: Vertical Circuits, Inc.Inventor: Jeffrey S. Leal
-
Publication number: 20110266698Abstract: A semiconductor device comprises an electrical contact designed to reduce a contact resistance. The electrical contact has a size that varies according to a length of a region where the contact is to be formed.Type: ApplicationFiled: April 5, 2011Publication date: November 3, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Keun-bong LEE
-
Electrode patterning layer comprising polyamic acid or polyimide, and electronic device employing it
Patent number: 8044441Abstract: Provided is an electrode patterning layer used for forming an electrode pattern of any optional shape depending on the difference in wettability with an electrode-forming solution, the electrode patterning layer employing a polyimide type resin which is highly reliable as an electronic material. The electrode patterning layer is prepared by irradiating a layer comprising a polyamic acid having repeating units at the formula (1) or a polyimide obtainable by cyclodehydration of such a polyamic acid, with ultraviolet ray in a pattern shape: wherein A is a tetravalent organic group, B is a bivalent organic group, each of A and B may be of a single type or plural types, and n is a positive integer, provided that at least one type of A is a tetravalent organic group having an alicyclic structure.Type: GrantFiled: June 19, 2006Date of Patent: October 25, 2011Assignee: Nissan Chemical Industries, Ltd.Inventors: Shinichi Maeda, Go Ono -
Patent number: 8039966Abstract: A structure, tool and method for forming in-situ metallic/dielectric caps for interconnects. The method includes forming wire embedded in a dielectric layer on a semiconductor substrate, the wire comprising a copper core and an electrically conductive liner on sidewalls and a bottom of the copper core, a top surface of the wire coplanar with a top surface of the dielectric layer; forming a metal cap on an entire top surface of the copper core; without exposing the substrate to oxygen, forming a dielectric cap over the metal cap, any exposed portions of the liner, and the dielectric layer; and wherein the dielectric cap is an oxygen diffusion barrier and contains no oxygen atoms.Type: GrantFiled: September 3, 2009Date of Patent: October 18, 2011Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Chao-Kun Hu
-
Patent number: 8039383Abstract: A masking layer is formed on a dielectric region of an electronic device so that, during subsequent formation of a capping layer on electrically conductive regions of the electronic device that are separated by the dielectric region, the masking layer inhibits formation of capping layer material on or in the dielectric region. The capping layer can be formed selectively on the electrically conductive regions or non-selectively; in either case (particularly in the latter), capping layer material formed over the dielectric region can subsequently be removed, thus ensuring that capping layer material is formed only on the electrically conductive regions. Silane-based materials, such as silane-based SAMs, can be used to form the masking layer. The capping layer can be formed of an electrically conductive material (e.g.Type: GrantFiled: June 14, 2010Date of Patent: October 18, 2011Assignee: Intermolecular, Inc.Inventors: David E. Lazovsky, Sandra G. Malhotra, Thomas R. Boussie
-
Publication number: 20110248401Abstract: Transparent electrodes are manufactured. In accordance with various example embodiments, a transparent electrode is manufactured by generating a solution including a composite material having nanotubes and a conjugated polymer, in which the nanotubes constitute a majority of the composite material by weight. The conjugated polymer is used to disperse the nanotubes in the solution, and the solution is coated onto a substrate to form an electrode including a network of the carbon nanotubes.Type: ApplicationFiled: April 13, 2010Publication date: October 13, 2011Inventors: Sondra Hellstrom, Zhenan Bao
-
Publication number: 20110240124Abstract: Metal pastes comprising (a) at least one electrically conductive metal powder selected from the group consisting of silver, copper and nickel, (b) at least one lead-containing glass frit with a softening point temperature in the range of 571 to 636° C. and containing 53 to 57 wt.-% of PbO, 25 to 29 wt.-% of SiO2, 2 to 6 wt.-% of Al2O3 and 6 to 9 wt.-% of B2O3 and (c) an organic vehicle.Type: ApplicationFiled: March 30, 2010Publication date: October 6, 2011Applicant: E.I. DU PONT DE NEMOURS AND COMPANYInventors: Giovanna Laudisio, Richard John Sheffield Young, Peter James Willmott, Kenneth Warren Hang
-
Patent number: 8022448Abstract: Apparatus and methods for evaporating metal onto semiconductor wafers are disclosed. One such apparatus can include an evaporation chamber that includes a wafer holder, such as a dome, and a test wafer holder that is separate and spaced apart from the wafer holder. In certain implementations, the test wafer can be coupled to a cross beam supporting at least one shaper. A metal can be evaporated onto production wafers positioned in the wafer holder while metal is evaporated on a test wafer positioned in a test wafer holder. In some instances, the production wafers can be GaAs wafers. The test wafer can be used to make a quality assessment about the production wafers.Type: GrantFiled: October 5, 2010Date of Patent: September 20, 2011Assignee: Skyworks Solutions, Inc.Inventors: Lam T. Luu, Shiban K. Tiku, Richard S. Bingle, Jens A. Riege, Heather L. Knoedler, Daniel C. Weaver
-
Patent number: 8021980Abstract: Provided are methods of manufacturing semiconductor devices. The methods may include forming a first insulation layer on a semiconductor substrate, forming a groove by selectively etching the first insulation layer, filling the groove with a copper-based conductive layer, depositing a cobalt-based capping layer on the copper-based conductive layer by electroless plating, and cleansing the first insulation layer and the cobalt-based capping layer using a basic cleansing solution.Type: GrantFiled: April 2, 2010Date of Patent: September 20, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Youngseok Kim, Jong-ho Yun, Kwang-jin Moon, Gil-heyun Choi, Jong-myeong Lee, Zung-sun Choi, Hye-Kyung Jung
-
Publication number: 20110220909Abstract: There is provided a backplane for an organic electronic device. The backplane has a TFT substrate having a multiplicity of electrode structures thereon. There are spaces around the electrode structures and a layer of inorganic filler in the spaces. The thickness of the layer of inorganic filler is the same as the thickness of the electrode structures.Type: ApplicationFiled: December 4, 2009Publication date: September 15, 2011Applicant: E.I. DU PONT DE NEMOURS AND COMPANYInventors: Matthew Stainer, Yaw-Ming A. Tsai
-
Publication number: 20110217842Abstract: A method for manufacturing semiconductor device includes forming an interlayer dielectric layer including a contact plug defined therein to electrically couple a semiconductor substrate on which a cell region and a dummy region are defined. A sacrificial layer is formed over the interlayer dielectric layer. An etch stop pattern is formed over the sacrificial layer, the etch stop pattern being vertically aligned to the dummy region. A storage electrode region through the sacrificial layer is defined to expose a first storage electrode contact of the cell region, the second storage electrode contact of the dummy region remaining covered by the sacrificial layer. A conductive layer is deposited within the storage electrode region to form a storage electrode contacting the first storage electrode contact of the cell region.Type: ApplicationFiled: July 9, 2010Publication date: September 8, 2011Applicant: Hynix Semiconductor Inc.Inventors: Dae Jin PARK, Jong Won Jang
-
Patent number: 8012875Abstract: In some embodiments, a workpiece-surface-influencing device preferentially contacts the top surface of the workpiece, to chemically modify the surface at desired field areas of the workpiece without affecting the surfaces of cavities or recesses in the field areas. The device includes a substance which is chemically reactive with material forming the workpiece surface. The substance can be in the form of a thin film or coating which contacts the surface of the workpiece to chemically modify that surface. The workpiece-surface-influencing device can be in the form of a solid state applicator such as a roller or a semi-permeable membrane. In some other embodiments, the cavities are filled with material that prevents surface modification of the cavity surfaces while allowing modification of the field areas, or which encourages surface modification of the cavity surfaces while preventing modification of the field areas. The modified surface facilitates selective deposition of materials on the workpiece.Type: GrantFiled: April 9, 2010Date of Patent: September 6, 2011Assignee: IPGRIP, LLCInventor: Vladislav Vasilev
-
Patent number: 8003511Abstract: Memory cell formation using ion implant isolated conductive metal oxide is disclosed, including forming a bottom electrode below unetched conductive metal oxide layer(s), forming the unetched conductive metal oxide layer(s) including depositing at least one layer of a conductive metal oxide (CMO) material (e.g., PrCaMnOX, LaSrCoOX, LaNiOX, etc.) over the bottom electrode. At least one portion of the layer of CMO is configured to act as a memory element without etching, and performing ion implantation on portions of the layer(s) of CMO to create insulating metal oxide (IMO) regions in the layer(s) of CMO. The IMO regions are positioned adjacent to electrically conductive CMO regions in the unetched layer(s) of CMO and the electrically conductive CMO regions are disposed above and in contact with the bottom electrode and form memory elements operative to store non-volatile data as a plurality of conductivity profiles (e.g., resistive states indicative of stored data).Type: GrantFiled: December 18, 2009Date of Patent: August 23, 2011Inventors: Darrell Rinerson, Jonathan Bornstein, Robin Cheung, David Hansen, Steven W. Longcor, Rene Meyer, Lawrence Schloss
-
Patent number: 8003533Abstract: A disclosed laminated structure includes a wettability-variable layer containing a wettability-variable material whose surface energy changes when energy is applied thereto and including at least a high-surface-energy area having high surface energy and a low-surface-energy area having low surface energy; and a conductive layer formed on the high-surface-energy area. The high-surface-energy area includes a first area and a second area extending from the first area and having a width smaller than that of the first area.Type: GrantFiled: August 1, 2007Date of Patent: August 23, 2011Assignee: Ricoh Company, Ltd.Inventors: Atsushi Onodera, Hidenori Tomono, Koei Suzuki, Takanori Tano, Takumi Yamaga
-
Patent number: 8003530Abstract: The present invention relates to a method for metallizing semiconductor components in which aluminium is used. In particular in the case of products in which the process costs play a big part, such as e.g. solar cells based on silicon, a cost advantage can be achieved with the invention. In addition, the present invention relates to the use of the method, for example in the production of solar cells.Type: GrantFiled: March 6, 2009Date of Patent: August 23, 2011Assignee: Fraunhofer-Gesellschaft zur Forderung der Angewandten Forschung E.V.Inventors: Andreas Grohe, Jan-Frederik Nekarda, Oliver Schultz-Wittmann
-
Patent number: 8003528Abstract: A method for forming a semiconductor structure is provided. The method includes providing a substrate; forming a dielectric layer on the substrate; forming a conductor pattern on a main surface of the dielectric layer, the conductor pattern having a top surface and sidewalls; and performing a selective atomic layer deposition (ALD) process to selectively deposit a conformal metal layer onto the top surface and sidewalls of the conductor pattern, but without depositing onto the main surface of the dielectric layer substantially.Type: GrantFiled: June 15, 2010Date of Patent: August 23, 2011Assignee: Nanya Technology Corp.Inventors: Yi-Jen Lo, Yu-Shan Chiu, Kuo-Hui Su, Chiang-Hung Lin
-
Patent number: 7998851Abstract: A semiconductor device includes an inorganic insulating layer on a semiconductor substrate, a contact plug that extends through the inorganic insulating layer to contact the semiconductor substrate and a stress buffer spacer disposed between the node contact plug and the inorganic insulating layer. The device further includes a thin-film transistor (TFT) disposed on the inorganic insulating layer and having a source/drain region extending along the inorganic insulating layer to contact the contact plug. The device may further include an etch stop layer interposed between the inorganic insulating layer and the semiconductor substrate.Type: GrantFiled: March 2, 2010Date of Patent: August 16, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Hoon Son, Yu-Gyun Shin, Jong-Wook Lee, Sun-Ghil Lee, In-Soo Jung, Young-Eun Lee, Deok-Hyung Lee
-
Patent number: 7989346Abstract: A method of forming a resist pattern on a silicon semiconductor substrate having an anti-reflective layer thereon is described. The method includes the steps of a) modifying surface energy of the anti-reflective surface with a chemical treatment composition, b) applying a UV etch resist to the treated anti-reflective surface, and c) exposing the anti-reflective surface to a wet chemical etchant composition to remove exposed areas of the anti-reflective surface. Thereafter, the substrate can be metallized to provide a conductor pattern. The method may be used to produce silicon solar cells.Type: GrantFiled: July 27, 2009Date of Patent: August 2, 2011Inventors: Adam Letize, Andrew M. Krol, Ernest Long, Steven A. Castaldi
-
Publication number: 20110177689Abstract: It is required that a line width of a wiring is prevented from being wider to be miniaturized when the wiring or the like is formed by a dropping method typified by an ink-jetting method. The invention provides a method for narrowing (miniaturizing) a line width according to a method different from a conventional method. One feature of the invention is that a plasma treatment is performed before forming a wiring or the like by a dropping method typified by an ink-jetting method. As the result of the plasma treatment, a surface for forming a conductive film is modified to be liquid-repellent. Consequently, a wiring or the like formed by a dropping method can be miniaturized.Type: ApplicationFiled: January 24, 2011Publication date: July 21, 2011Inventors: Shinji Maekawa, Koji Muranaka
-
Patent number: 7977240Abstract: Metal ink compositions, methods of forming such compositions, and methods of forming conductive layers are disclosed. The ink composition includes a bulk metal, a transition metal source, and an organic solvent. The transition metal source may be a transition metal capable of forming a silicide, in an amount providing from 0.01 to 50 at. % of the transition metal relative to the bulk metal. Conductive structures may be made using such ink compositions by forming a silicon-containing layer on a substrate, printing a metal ink composition on the silicon-containing layer, and curing the composition. The metal inks of the present invention have high conductivity and form low resistivity contacts with silicon, and reduce the number of inks and printing steps needed to fabricate integrated circuits.Type: GrantFiled: February 13, 2009Date of Patent: July 12, 2011Assignee: Kovio, Inc.Inventors: Joerg Rockenberger, Yu Chen, Fabio Zürcher, Scott Haubrich
-
Patent number: 7971352Abstract: A method of manufacturing a printed circuit board having solder balls. The method may include: stacking a second carrier, in which at least one hole is formed, over one side of a first carrier; forming at least one solder bump by filling the hole with a conductive material; forming a circuit pattern layer, which is electrically connected with the solder bump, on the second carrier; and exposing the solder bump by removing the first carrier and the second carrier. Using this method, uniform hemispherical solder balls with fine pitch can be formed as a part of the manufacturing process, without having to attach the solder balls separately. Carriers may be used to serve as supports during the manufacturing process, whereby deformations can be prevented in the board.Type: GrantFiled: June 19, 2008Date of Patent: July 5, 2011Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Shuhichi Okabe, Jin-Yong An, Seok-Kyu Lee, Soon-Oh Jung, Jong-Kuk Hong, Hae-Nam Seo
-
Publication number: 20110159688Abstract: Selective deposition of metal over dielectric layers in a manner that minimizes or eliminates keyhole formation is provided. According to one embodiment, a dielectric target layer is formed over a substrate layer, wherein the target layer may be configured to allow conformal metal deposition, and a dielectric second layer is formed over the target layer, wherein the second layer may be configured to allow bottom-up metal deposition. An opening may then be formed in the second layer and metal may be selectively deposited over the substrate layer.Type: ApplicationFiled: March 9, 2011Publication date: June 30, 2011Applicant: Micron Technology, Inc.Inventors: Paul Morgan, Nishant Sinha
-
Publication number: 20110159689Abstract: A printing plate and method for fabricating the same is disclosed. A metal layer is first formed on a glass substrate. The metal layer is then patterned in a predetermined shape. The glass substrate is next etched to a predetermined depth using the patterned metal layer as a mask and the metal layer removed. If necessary, additional metal layers have the same or different patterns may be formed on the glass substrate and the glass substrate etched after each metal layer is formed thereon until a desired etching depth in the glass is achieved.Type: ApplicationFiled: March 9, 2011Publication date: June 30, 2011Applicant: LG DISPLAY CO., LTD.Inventor: Chul Ho Kim
-
Patent number: 7968444Abstract: Disclosed are electrolyte compositions for depositing a tin alloy on a substrate. The electrolyte compositions include tin ions, ions of one or more alloying metals, a flavone compound and a dihydroxy bis-sulfide. The electrolyte compositions are free of lead and cyanide. Also disclosed are methods of depositing a tin alloy on a substrate and methods of forming an interconnect bump on a semiconductor device.Type: GrantFiled: December 31, 2009Date of Patent: June 28, 2011Assignee: Rohm and Haas Electronic Materials LLCInventors: Yu Luo, Neil D. Brown, Michael P. Toben
-
Patent number: 7968461Abstract: It is required that a line width of a wiring is prevented from being wider to be miniaturized when the wiring or the like is formed by a dropping method typified by an ink-jetting method. Therefore, the invention provides a method for narrowing (miniaturizing) the line width according to a method different from a conventional method. A region to be liquid-repellent is formed and further, a region to be lyophilic is formed selectively in the region to be liquid-repellent in a surface for forming a pattern, before forming a desired pattern. After that, a pattern for a wiring or the like is formed in the lyophilic region by a dropping method typified by an ink-jetting method for dropping a composition including a conductive material for the wiring or the like.Type: GrantFiled: October 25, 2004Date of Patent: June 28, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shinji Maekawa, Shunpei Yamazaki, Yuko Tachimura, Koji Muranaka
-
Patent number: 7964490Abstract: Embodiments of the present invention describe a method of forming nickel sulfide layer on a semiconductor device. A nickel sulfide layer is formed on a substrate by alternatingly exposing the substrate to a nickel-containing precursor and a sulfur-containing precursor.Type: GrantFiled: December 31, 2008Date of Patent: June 21, 2011Assignee: Intel CorporationInventors: Scott Bruce Clendenning, Niloy Mukherjee, Ravi Pillarisetty
-
Patent number: 7955977Abstract: Methods of light induced plating of nickel onto semiconductors are disclosed. The methods involve applying light at an initial intensity for a limited amount of time followed by reducing the intensity of the light for the remainder of the plating period to deposit nickel on a semiconductor.Type: GrantFiled: June 23, 2009Date of Patent: June 7, 2011Assignee: Rohm and Haas Electronic Materials LLCInventors: Gary Hamm, David L. Jacques
-
Patent number: 7955883Abstract: Interdigitated electrode arrays are very promising devices for multi-parameter (bio)sensing, for example the label-free detection of nucleic acid hybridization for diagnostic applications. The current disclosure provides an innovative method for the affordable manufacturing of polymer-based arrays of interdigitated electrodes with ?m-dimensions. The method is based on a combination of an appropriate three-dimensional structure and a single and directional deposition of conductive material. The three-dimensional structure can be realized in a polymer material using a molding step, for which the molds are manufactured by electroplating as a reverse copy of a silicon master structure. In order to ensure sufficient electrical isolation and individual, but convenient, accessibility of the sensors in the array, the interdigitated electrode regions need to be complemented with specific features on the three-dimensional structure. Combined with the use of e.g.Type: GrantFiled: September 6, 2006Date of Patent: June 7, 2011Assignees: IMEC, InnogeneticsInventors: Wim Laureyn, Jan Suls, Paul Jacobs
-
Patent number: 7951710Abstract: The present invention discloses a display device and a manufacturing method thereof by which a manufacturing process can be simplified. Further, the present invention discloses technique for manufacturing a pattern such as a wiring into a desired shape with good controllability. A method for forming a pattern for constituting the display device according to the present invention comprises the steps of forming a first region and a second region; discharging a composition containing a pattern formation material to a region across the second region and the first region; and flowing a part of the composition discharged to the first region into the second region; wherein wettability with respect to the composition of the first region is lower than that of the second composition.Type: GrantFiled: February 15, 2005Date of Patent: May 31, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Gen Fujii
-
Publication number: 20110117702Abstract: A method of processing a substrate that displays out-gassing when placed in a vacuum comprises placing the substrate in a vacuum and performing an out-gassing treatment by heating the substrate to a temperature T1 and removing gaseous contamination emitted from the substrate until the out-gassing rate is determined by the diffusion of the substrate's contamination and thus essentially a steady state has been established. Afterwards, the temperature is lowered to a temperature T2 at which the diffusion rate of the substrate's contamination is lower than at T1. The substrate is further processed at said temperature T2 until the substrate has been covered with a film comprising a metal.Type: ApplicationFiled: November 17, 2010Publication date: May 19, 2011Applicant: OC OERLIKON BALZERS AGInventors: Wolfgang Rietzler, Bart Scholte Van Mast
-
Publication number: 20110117723Abstract: By forming metallization structures on the basis of an imprint technique, in which via openings and trenches may be commonly formed, a significant reduction of process complexity may be achieved due to the omission of at least one further alignment process as required in conventional process techniques. Furthermore, the flexibility and efficiency of imprint lithography may be increased by providing appropriately designed imprint molds in order to provide via openings and trenches exhibiting an increased fill capability, thereby also improving the performance of the finally obtained metallization structures with respect to reliability, resistance against electromigration and the like.Type: ApplicationFiled: January 27, 2011Publication date: May 19, 2011Inventors: Robert Seidel, Carsten Peters, Frank Feustel
-
Patent number: 7928010Abstract: Improved techniques to produce integrated circuit products are disclosed. The improved techniques permit smaller and less costly production of integrated circuit products. One aspect of the invention concerns covering test contacts (e.g., test pins) provided with the integrated circuit products using printed ink. Once covered with the ink, the test contacts are no longer electrically exposed. Hence, the integrated circuit products are not susceptible to accidental access or electrostatic discharge. Moreover, the integrated circuit products can be efficiently produced in a small form factor without any need for additional packaging or labels to electrically isolate the test contacts.Type: GrantFiled: October 20, 2006Date of Patent: April 19, 2011Assignee: SanDisk CorporationInventors: Warren Middlekauff, Robert Miller, Charlie Centofante
-
Patent number: 7923322Abstract: A method of forming a capacitor includes forming a first capacitor electrode over a substrate. A substantially crystalline capacitor dielectric layer is formed over the first capacitor electrode. The substrate with the substantially crystalline capacitor dielectric layer is provided within a chemical vapor deposition reactor. Such substrate has an exposed substantially amorphous material. A gaseous precursor comprising silicon is fed to the chemical vapor deposition reactor under conditions effective to substantially selectively deposit polysilicon on the substantially crystalline capacitor dielectric layer relative to the exposed substantially amorphous material, and the polysilicon is formed into a second capacitor electrode.Type: GrantFiled: September 23, 2005Date of Patent: April 12, 2011Assignee: Micron Technology, Inc.Inventors: Michael Nuttall, Er-Xuan Ping, Yongjun Jeff Hu
-
Publication number: 20110081777Abstract: Methods of forming a pattern and methods of fabricating a semiconductor device having a pattern are provided, the methods include forming a self-assembly induction layer including a first region and a second region on a semiconductor substrate. A block copolymer layer is coated on the self-assembly induction layer. A first pattern, a second pattern and a third pattern are formed by phase separating the block copolymer. At least one of the first, second and third patterns may be removed to form a preliminary pattern. An etching process may be performed using the preliminary pattern as an etching mask. The first pattern contains the same material as that of the second pattern, and the third pattern contains a material different from that of the first pattern.Type: ApplicationFiled: July 30, 2010Publication date: April 7, 2011Applicant: Samsung Electronics Co., Ltd.Inventors: Dong Ki Yoon, Shiyong Yi, Kyoungseon Kim, Seongwoon Choi, Seokhwan Oh, Sang Ouk Kim, Seung Hak Park
-
Patent number: 7919411Abstract: As a semiconductor device, specifically, a pixel portion included in a semiconductor device is made to have higher precision and higher aperture ratio, it is required to form a smaller wiring in width. In the case of forming a wiring by using an ink-jet method, a dot spreads on a wiring formation surface, and it is difficult to narrow width of a wiring. In the present invention, a photocatalytic substance typified by TiO2 is formed on a wiring formation surface, and a wiring is formed by utilizing photocatalytic activity of the photocatalytic substance. According to the present invention, a narrower wiring, that is, a smaller wiring in width than a diameter of a dot formed by an ink-jet method can be formed.Type: GrantFiled: April 29, 2009Date of Patent: April 5, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Osamu Nakamura, Kiyofumi Ogino