Including Logic Patents (Class 703/15)
-
Patent number: 8296701Abstract: A method of designing a semiconductor device includes preparing a first design for a semiconductor device and estimating leakage current for the first design. The method also includes determining a leakage current cumulative distribution function (CDF) for the first design. The method further includes preparing a second design for the semiconductor device based on determination of the leakage current CDF for the first design. Further, the method includes estimating leakage current for the second design. The method also includes determining a leakage current CDF for the second design in accordance to the determination of the leakage current CDF for the first design. Moreover, the method includes selecting one of the first design and the second design based on a comparison of the leakage current CDF for the first design and the leakage CDF for the second design.Type: GrantFiled: December 28, 2010Date of Patent: October 23, 2012Assignee: Texas Instruments IncorporatedInventors: Palkesh Jain, Ajoy Mandal, Arvind Nembili Veeravalli, Venkatasubramanyam Visvanathan
-
Publication number: 20120265515Abstract: Method, system, and computer program product. The method may include: receiving a model of a circuit that includes logic that is designed to receive sequence information and/or constants from input modules of the circuit. Updating the model or generating a new model that includes an interface and an initialization module. The initialization module may provide, to a hardware accelerator and during an initialization of a simulation of the circuit, the constants and/or the sequence information. The interface may interface between a simulator and a hardware accelerator that includes one or more FPGAs. Generating FPGA code of an amended logic that includes the logic and a programmable module; wherein the programmable module may receive, during the initialization of the simulation, the constants and/or the sequence information, and to provide during the simulation and to the logic, at least one out of the constants and a sequence represented by the sequence information.Type: ApplicationFiled: April 12, 2011Publication date: October 18, 2012Inventor: Reuven WEINTRAUB
-
Patent number: 8291068Abstract: A method and corresponding device provides for automatically detecting a protocol for a load testing routine. The method includes the steps of, for an application to be load tested, executing the application and recording communications between a first tier and a second tier during the execution. The recording step includes recording modules loaded by the application, recording network traffic and Web traffic, comparing the recorded modules, network traffic and Web traffic to a rule set, and based on the comparing step, selecting one or more protocols appropriate for load testing the application. Finally, the method includes the step of generating a script based on the recorded communications and the protocols, where the script specifies the protocols.Type: GrantFiled: January 14, 2009Date of Patent: October 16, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventors: Moshe Eran Kraus, Oren Gavriel, Adi Regev
-
Patent number: 8280713Abstract: A parametrically controlled model-based test generator automatically generates architectural compliance test suites for different implementations of a processor architecture, based on a set of architectural decisions chosen among optional behaviors for each implementation. Thus, different implementations of the same architecture can be easily supported by modifying the parameter values. In addition, ongoing changes to the architecture or comprehensive updates to the test suite can be easily handled by updating the architecture model or the coverage models, forgoing the need to review the whole, potentially huge, set of tests.Type: GrantFiled: April 16, 2007Date of Patent: October 2, 2012Assignee: International Business Machines CorporationInventors: Allon Adir, Sigal Asaf, Laurent Fournier, Itai Jaeger
-
Patent number: 8280714Abstract: A system and method are provided including an interface circuit in communication with a plurality of memory circuits and a system. The interface circuit is operable to interface the plurality of memory circuits and the system for simulating at leas one memory circuit with at least one aspect that is different from at least one aspect of at least one of the plurality of memory circuits. The interface circuit is further operable to control refreshing of the plurality of memory circuits.Type: GrantFiled: October 26, 2006Date of Patent: October 2, 2012Assignee: Google Inc.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Patent number: 8275588Abstract: An emulation system includes a first circuit for emulating a first logical part of a device, a second circuit for emulating a second logical part of the device that is different from the first logical part, wherein the first circuit is separate from the second circuit, and a third circuit connecting the first circuit and the second circuit to communicate signals between the first circuit and the second circuit.Type: GrantFiled: April 17, 2009Date of Patent: September 25, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Chi-Ho Cha
-
Patent number: 8275598Abstract: A computer-implemented method, system and computer program product are presented for managing an Effective-to-Real Address Table (ERAT) and a Translation Lookaside Buffer (TLB) during test verification in a simulated densely threaded Network On a Chip (NOC). The ERAT and TLB are stripped out of the computer simulation before executing a test program. When the test program experiences an inevitable ERAT-miss and/or TLB-miss, an interrupt handler walks a page table until the requisite page for re-populating the ERAT and TLB is located.Type: GrantFiled: March 2, 2009Date of Patent: September 25, 2012Assignee: International Business Machines CorporationInventors: Anatoli S. Andreev, Olaf K. Hendrickson, John M. Ludden, Richard D. Peterson, Elena Tsanko
-
Patent number: 8271254Abstract: A simulation model of BT instability of a transistor in a semiconductor integrated circuit, wherein a bias condition of at least one terminal among the drain terminal, the source terminal and the substrate terminal of the transistor is set up as an independent bias condition from other terminals; and then a model parameter of the transistor is changed in the set bias condition.Type: GrantFiled: July 23, 2007Date of Patent: September 18, 2012Assignee: Panasonic CorporationInventors: Akinari Kinoshita, Tomoyuki Ishizu
-
Patent number: 8265919Abstract: Methods, systems, and apparatus, including computer programs encoded on a computer storage medium, for emulating a mass storage device and a file system of a mass storage device. In a first aspect, a human-portable data processing device that includes one or more data processors that perform operations in accordance with machine-readable instructions, an incoming message classifier configured to classify an incoming read command according to an address of the data requested by the incoming read command, and an emulation data generation component connected to respond to the classification of the incoming read command by the incoming message classifier to generate emulation data emulating that which would have been read by the incoming read command were the human-portable data processing device a mass storage device; and a bus controller configured to respond to the incoming read command with the emulation data generated by the emulation data generation component.Type: GrantFiled: September 30, 2011Date of Patent: September 11, 2012Assignee: Google Inc.Inventors: Jean Baptiste Maurice Queru, Christopher L. Tate
-
Patent number: 8265917Abstract: A high-level integrated circuit (“IC”) modeling system (400) includes a first co-simulator (418) modeling a first portion of an IC system and a second co-simulator (419) modeling a second portion of the IC system, each co-simulator operating according to initial simulation operating conditions (426). A co-simulation synchronization interface (424) is configured to automatically change at least one of the initial simulation operating conditions to a triggered operating condition (428) in response to a user-selected triggering signal.Type: GrantFiled: February 25, 2008Date of Patent: September 11, 2012Assignee: Xilinx, Inc.Inventors: Jingzhao Ou, Shay Ping Seng
-
Patent number: 8265920Abstract: A computer-implemented method of finite state machine using constraint relaxation. A first expression having a plurality of variables is accessed. A second expression is accessed that describes a constraint with respect to a first variable of the plurality of variables. At least one of the variables from the second expression is eliminated to create a third expression with the constraint relaxed. The third expression is applied to the first expression to determine a finite state machine for the first expression.Type: GrantFiled: September 8, 2004Date of Patent: September 11, 2012Assignee: Synopsys, Inc.Inventor: Niels Vanspauwen
-
Patent number: 8249839Abstract: A method for building a magnetic bead mathematical model includes defining component elements of the model of the magnetic bead, building the model of the magnetic bead, obtaining a characteristic curve of an impedance of a magnetic bead in a standard magnetic bead specification of the magnetic bead, ascertaining parameters of the component elements, simulating the model of the magnetic bead, and comparing the characteristic curve with the characteristic curve in the standard magnetic bead specification, to further optimize the mode of the magnetic bead.Type: GrantFiled: April 1, 2010Date of Patent: August 21, 2012Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventor: Guang-Feng Ou
-
Patent number: 8244515Abstract: A design structure for a pipeline electronic processor device may be embodied in a machine readable medium for designing, manufacturing or testing a processor integrated circuit. The design structure may embody a pipeline electronic circuit that enables power conservation in the stages of the pipeline via a simulation that identifies clock-gating opportunities among the stages of the pipeline. In one embodiment, simulation results assist a designer in the design of the pipeline electronic circuit design structure to achieve power conservation by incorporating clock-gating circuitry among the stages of the pipeline at clock gating opportunity locations that the simulation identifies.Type: GrantFiled: December 31, 2008Date of Patent: August 14, 2012Assignee: International Business Machines CorporationInventors: Matthew Earl Fernsler, Hans Mikael Jacobson, Johny Srouji, Todd Swanson
-
Patent number: 8244513Abstract: There is provided with simulation execution apparatus including: a receiving unit configured to receive a cyclic signal; registers; a simulation execution unit configured to execute simulation of a logic circuit model which operates with the use of the cyclic signal and the registers; a counter configured to count time based on the cyclic signal; a register value monitoring unit configured to monitor the values of the registers; a register data recording unit configured to record in a storage, register data made up of the values of the registers in association with the time of the counter when the value of at least one of the registers is changed; a cyclicity detection unit configured to detect a cyclicity of the register data based on the storage; and a stop unit configured to give a stop instruction signal which instructs stop of the simulation execution to the simulation execution unit.Type: GrantFiled: November 16, 2007Date of Patent: August 14, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Tomoshi Otsuki
-
Patent number: 8239801Abstract: Method of analyzing noise sensitivity of integrated circuits having at least one memory storage device and a noise sensitivity analyzer. In one embodiment, the noise sensitivity analyzer includes a circuit reservoir, a circuit parser and a circuit evaluator. The circuit reservoir is configured to receive and store a model of a circuit having at least one memory storage device to be analyzed. The circuit parser is configured to identify nodes of the model. The circuit evaluator is configured to apply a large test current to each of the nodes for multiple circuit states of the at least one memory storage device and determine which of the nodes are sensitive nodes.Type: GrantFiled: December 31, 2008Date of Patent: August 7, 2012Assignee: LSI CorporationInventors: Mark F. Turner, Jeff S. Brown, Joseph Simko, Miguel A. Vilchis
-
Patent number: 8234103Abstract: Devices, methods and articles advantageously allow communications between qubits to provide an architecture for universal adiabatic quantum computation. The architecture includes a first coupled basis A1B1 and a second coupled basis A2B2 that does not commute with the first basis A1B1.Type: GrantFiled: April 4, 2008Date of Patent: July 31, 2012Assignee: D-Wave Systems Inc.Inventors: Jacob Daniel Biamonte, Andrew Joseph Berkley, Mohammad Amin
-
Patent number: 8229725Abstract: Method and apparatus for modeling processor-based circuit models are described. Some examples relate to designing a circuit model having a processor system and custom logic. A bus adapter coupled to a bus of the processor system is generated. A shared memory interface between the custom logic and the bus adapter is generated. The shared memory interface includes a memory map for the processor system. A clock wrapper having a first clock input and a second clock input is generated. The first clock input drives the custom logic and first shared memory of the shared memory interface. The second clock input drives the processor system.Type: GrantFiled: September 29, 2008Date of Patent: July 24, 2012Assignee: Xilinx, Inc.Inventors: Jingzhao Ou, Chi Bun Chan, Shay Ping Seng
-
Patent number: 8224636Abstract: A method and mechanism for implementing a general purpose scripting language that supports parallel execution is described. In one approach, parallel execution is provided in a seamless and high-level approach rather than requiring or expecting a user to have low-level programming expertise with parallel processing languages/functions. Also described is a system and method for performing circuit simulation. The present approach provides methods and systems that create reusable and independent measurements for use with circuit simulators. Also disclosed are parallelizable measurements having looping constructs that can be run without interference between parallel iterations. Reusability is enhanced by having parameterized measurements. Revisions and history of the operating parameters of circuit designs subject to simulation are tracked.Type: GrantFiled: December 17, 2003Date of Patent: July 17, 2012Assignee: Cadence Design Systems, Inc.Inventor: Kenneth S. Kundert
-
Patent number: 8219376Abstract: A computer-implemented method for verifying a design includes representing a verification directive, which pertains to the design and includes a local variable, by a finite state machine. The state machine includes multiple states, with transitions among the states, transition conditions associated with the transitions, and procedural blocks, which correspond to the transitions and define operations to be performed on the local variable when traversing the respective transitions. The finite state machine is executed by traversing the transitions in accordance with the respective transition conditions and modifying the local variable in accordance with the respective procedural blocks of the traversed transitions, so as to verify the design with respect to the verification directive.Type: GrantFiled: February 27, 2008Date of Patent: July 10, 2012Assignee: International Business Machines CorporationInventors: Dmitry Pidan, Sitvanit Ruah
-
Patent number: 8209563Abstract: Various embodiments of the invention provide a frequency shifter to vary the frequency of data transmitted over time, such as to increase and decrease the frequency of test data transmitted over time to verify a digital communication device's ability to receive data having various frequencies within a specific parameter range. The frequency shifter includes a frequency modifier to shift or vary an input clock frequency to a variety of output clock frequencies, such as according to a test protocol. The frequency shifter also includes an elastic data buffer to receive the test data at the input clock frequency and to output the test data at the plurality of output clock frequencies provided by the frequency modifier.Type: GrantFiled: April 8, 2010Date of Patent: June 26, 2012Assignee: Intel CorporationInventors: Debendra Das Sharma, Gurushankar Rajamani, Hanh Hoang
-
Publication number: 20120136642Abstract: An information processing apparatus connected to an emulator to arrange a verification model and a verification target includes a compile unit configured to create a first data transfer unit arranged in a computer to transfer data from the computer to the emulator based on a description of a file function of a verification program and a generation unit configured to generate a second data transfer unit that receives the data from the first data transfer unit and transfers the received data to the verification target based on the description of the file function.Type: ApplicationFiled: November 16, 2011Publication date: May 31, 2012Applicant: CANON KABUSHIKI KAISHAInventor: Fumitada Nagashima
-
Patent number: 8185368Abstract: A simulation environment is disclosed wherein both analog and RF signals are simulated in a single flow by a mixed-domain simulator. The simulator includes a simulator kernel with an analog solver and an RF solver to allow both analog- and RF-type of signals to be solved in an interrelated fashion. The simulator may also include a partitioner that divides the circuit into various RF and analog modules to be solved. User input may control the partitioning process, but the simulator may refine the partitions or generate sub-partitions to provide a higher probability of convergence.Type: GrantFiled: May 10, 2010Date of Patent: May 22, 2012Assignee: Mentor Graphics CorporationInventors: Pascal Bolcato, Remi Larcheveque, Joel Besnard
-
Patent number: 8160857Abstract: In response to receiving HDL file(s) that specify a plurality of hierarchically arranged design entities defining a design to be simulated and that specify an instrumentation entity for monitoring simulated operation of the design, an instrumented simulation executable model of the design is built. Building the model includes compiling the HDL file(s) specifying the plurality of hierarchically arranged design entities defining the design and instantiating at least one instance of each of the plurality of hierarchically arranged design entities, and further includes instantiating an instance of the instrumentation entity within an instance of a particular design entity among the plurality of design entities and, based upon a reference in an instrumentation statement in the one or more HDL files, logically attaching an input of the instance of the instrumentation entity to an input source within the design that is outside the scope of the particular design entity.Type: GrantFiled: December 16, 2008Date of Patent: April 17, 2012Assignee: International Business Machines CorporationInventors: Gabor Bobok, Wolfgang Roesner, Derek E. Williams
-
Patent number: 8160859Abstract: A logic simulation apparatus includes: a jitter detector generation section 21 that generates information concerning a jitter circuit for determining whether a time variation occurs in signal passing between a first circuit and a second circuit, the first circuit configured to output a signal with a clock output from a predetermined clock source and the second circuit configured to output a signal with a clock output from a clock source different from the above predetermined clock source; and a constraint solver generation section 22 that generates information concerning a solver that is configured to create a signal to be output at an observation point using a logical expression of an output signal of the second circuit and output, based on the logical expression and output signal of the jitter detector circuit, a signal constrained by the output signal of the jitter detector circuit and output signal of the second circuit.Type: GrantFiled: July 8, 2009Date of Patent: April 17, 2012Assignee: Fujitsu LimitedInventor: Hiroaki Iwashita
-
Patent number: 8146027Abstract: A computer-implemented method of incorporating a module within a circuit design can include, responsive to identifying the module to be imported into the circuit design, automatically identifying each port of the module, displaying a list of the ports of the module, and receiving a user input selecting a plurality of ports of the module for inclusion in an interface through which the module communicates with the circuit design. Responsive to a user input specifying an interface type, the interface type can be associated with the plurality of ports. The interface type can be associated with a port list including standardized ports. Individual ones of the plurality of ports can be automatically matched with standardized ports from the port list. A programmatic interface description specifying the interface for the module can be output.Type: GrantFiled: May 7, 2009Date of Patent: March 27, 2012Assignee: Xilinx, Inc.Inventors: Nathan A. Lindop, Brian Cotter, Scott Leishman, Martin Sinclair
-
Patent number: 8145467Abstract: Method and apparatus for profiling a hardware/software embedded system are described. In one example, a hardware co-simulation interface is generated between a programmable logic device (PLD) configured with the embedded system and a computer based on a plurality of events. The embedded system in the PLD is simulated. During the simulation of the embedded system, occurrence of at least one event is detected to produce profiling data. The profiling data is stored into shared first-in-first-out (FIFO) logic of the PLD and the computer. The profiling data is retrieved from the shared FIFO logic at the computer.Type: GrantFiled: February 25, 2008Date of Patent: March 27, 2012Assignee: Xilinx, Inc.Inventors: Jingzhao Ou, Chi Bun Chan
-
Publication number: 20120053924Abstract: An example method is provided and includes executing a functional test for an integrated circuit and observing a failure associated with the integrated circuit. The method also includes executing a functional scan mode in order to reproduce the failure associated with the integrated circuit. A functional state of the integrated circuit is locked when the failure occurs, and the functional state is subsequently recovered for a structure test for the integrated circuit. In more particular embodiments, particular states of the functional test are evaluated and compared against other states associated with a model circuit that did not experience any failure in order to identify a latest cycle of the integrated circuit that could trigger the failure and an earliest cycle of the integrated circuit that could observe the failure.Type: ApplicationFiled: August 31, 2010Publication date: March 1, 2012Inventors: Zhiyuan Wang, Xinli Gu, Zhanglei Wang, Hongxia Fang
-
Publication number: 20120046931Abstract: In a method of displaying a waveform of a simulation result, a waveform file extractor which extracts information of voltage values in addition to simulation times, values, and signal names input as waveform information, and a waveform display unit which enables a display of the wave information with the voltage values added are included. Thus, when a waveform of a multiple power-supply simulation is displayed on a display, voltage information is displayed together with the waveform, thereby allowing the voltage information to be analyzed together with a change in value at each simulation time. Thus, efficient analysis is achieved.Type: ApplicationFiled: November 2, 2011Publication date: February 23, 2012Applicant: PANASONIC CORPORATIONInventors: Hiroshi Takahashi, Shinsuke Honma, Kazushi Hayashi, Kazuyuki Ike
-
Patent number: 8105908Abstract: Methods are provided for manufacturing transistors and altering the stress in the channel region of a single transistor. One or more parameters that are effect stress in the channel region are altered for a single transistor to increase or decrease the channel stress in PMOS and NMOS transistors.Type: GrantFiled: June 23, 2005Date of Patent: January 31, 2012Assignee: Applied Materials, Inc.Inventors: Sunderraj Thirupapuliyur, Faran Nouri, Lori Washington
-
Patent number: 8108195Abstract: A method uses a SAT solver operating to cycle k to find bugs in a model having finite computation paths therein, wherein said bugs are on computation paths of less than length k. Another method includes adding an additional state variable to a model to be checked, where a governing state machine of the additional variable has a “sink” state. The method includes having a translation using the additional variable whenever a state indicates a bad state and performing satisfiability solving with the model and the translation.Type: GrantFiled: August 10, 2010Date of Patent: January 31, 2012Assignee: International Business Machines CorporationInventors: Daniel Geist, Mark Ginzburg, Yoad Lustig, Ishai Rabinovitz, Ohad Shacham, Rachel Tzoref
-
Patent number: 8108810Abstract: A method for specifying and synthesizing a synchronous digital circuit by first accepting a specification of an asynchronous system in which stored values are updated according to a set of state transition rules. For instance, the state transition rules are specified as a Term Rewriting System (TRS) in which each rule specifies a number of allowable state transitions, and includes a logical precondition on the stored values and a functional specification of the stored values after a state transition in terms of the stored values prior to the state transition. The specification of the asynchronous circuit is converted into a specification of a synchronous circuit in which a number of state transitions can occur during each clock period.Type: GrantFiled: February 23, 2009Date of Patent: January 31, 2012Assignee: Massachusetts Institute of TechnologyInventors: James C Hoe, Arvind Mithal
-
Patent number: 8103497Abstract: A device for monitoring events. The device may have a programmable event engine for detecting events and a memory array coupled to the event engine. The array may store data for programming the event engine to monitor for the events. The device may have an external pin coupled to the event engine. The event engine may monitor a signal on the external pin to detect events external to the device. Alternatively, the device may output a signal on an external pin in response to detecting one of the events.Type: GrantFiled: March 28, 2002Date of Patent: January 24, 2012Assignee: Cypress Semiconductor CorporationInventors: Craig Nemecek, Steve Roe
-
Patent number: 8095354Abstract: As a program tool of the embodiment estimating the peak of power consumption, primary processing is performed in which logic simulation is executed in a first time period to extract operation data of a gated clock for every predetermined section within the first time period, e.g. operation waveform data or data on the number of operations. Then, a narrowed section, which is composed of one or more sections and in which the switching activity per unit time is higher compared to other sections, is discovered, the switching activity being obtained from the operation data, and this narrowed section is taken as a second time period. Then, secondary processing is performed in which logic simulation is executed in the second time period to extract signal waveform data for every clock cycle and obtain power consumption data corresponding to the clock cycles from the extracted signal waveform data.Type: GrantFiled: September 6, 2007Date of Patent: January 10, 2012Assignee: Fujitsu LimitedInventors: Kazuhide Tamaki, Ryuji Fujita, Junichi Niitsuma, Takayuki Sasaki
-
Patent number: 8082138Abstract: An embodiment of the present invention includes a partitioner, a synthesizer, and an optimizer. The partitioner partitions a design into a hierarchy of partitions having a top-level partition and lower partitions. The lower partitions include a bottom-level partition. The top-level partition has top-level constraints. The synthesizer synthesizes the lower partitions hierarchically from the bottom-level partition to create lower partition netlists based on the top-level constraints. The optimizer optimizes a top-level netlist corresponding to the top-level partition from the lower partition netlists to satisfy the top-level constraints.Type: GrantFiled: March 13, 2003Date of Patent: December 20, 2011Assignee: Synopsys, Inc.Inventors: Smita Bakshi, Kenneth S. McElvain, Gael Paul
-
Patent number: 8073669Abstract: A pipeline electronic circuit and design methodology enables power conservation in the stages of the pipeline via a simulation that identifies clock-gating opportunities among the stages of the pipeline. In one embodiment, simulation results assist a designer in the design of the pipeline electronic circuit to achieve power conservation by incorporating clock-gating circuitry among the stages of the pipeline at clock gating opportunity locations that the simulation identifies.Type: GrantFiled: August 21, 2007Date of Patent: December 6, 2011Assignee: International Business Machines CorporationInventors: Matthew Earl Fernsler, Hans Mikael Jacobson, Johny Srouji, Todd Swanson
-
Publication number: 20110295584Abstract: A computer-readable recording medium configured to store a verification support program, the program causing a computer to execute logic verification operations for a system including a plurality of control circuits, and a plurality of hardware units that correspond to the control circuits. The logic verification operations are executed using a verification model of the system. The verification model includes a control circuit model which has a function of the control circuit, and a plurality of hardware models which have functions of the plurality of hardware units. The logic verification operations include accepting instructions from the plurality of hardware models by the control circuit model; selecting an instruction to be processed by one of the plurality of hardware models from the accepted instructions by the control circuit model; and reporting a processing request of the selected instruction to the plurality of hardware models by the control circuit model.Type: ApplicationFiled: April 13, 2011Publication date: December 1, 2011Applicant: FUJITSU LIMITEDInventor: Junichiro WATANABE
-
Patent number: 8069026Abstract: Clock gating analysis of a target circuit having a plurality of clock gates, involves the calculation of a clock gate function for each of the clock gates. The clock gate functions indicate an activation state of the clock gates and a combination of output values from sequential circuit elements in the target circuit are substituted into each of the clock gate functions to obtained clock gate function values. Combinations of the clock gate function values form individual clock gating states. Each clock gating state indicates an activation state of each of the local clocks, collectively. A table indicating correlations between the combinations of output values and the clock gating states is generated and from the conversion table, a group that includes all of the clock gating states possible is output.Type: GrantFiled: December 17, 2007Date of Patent: November 29, 2011Assignee: Fujitsu LimitedInventor: Hiroyuki Higuchi
-
Publication number: 20110270599Abstract: A method for testing an integrated circuit includes simulating the integrated circuit and generating waveforms of signals at a plurality of nodes of the integrated circuit, generating a text file representing the signal waveforms by detecting a waveform change of the signals, and analyzing the text file.Type: ApplicationFiled: April 22, 2011Publication date: November 3, 2011Inventor: Heat-Bit PARK
-
Patent number: 8050903Abstract: Apparatus for storing all logic simulation signal values generated by a logic simulator during a simulation run is provided. The apparatus includes a runtime array for storing a plurality of signal values for each time instance in a predetermined time period, and a checkpoint cache for selectively storing the plurality of signal values stored in the runtime array at selected time instances. A hyper-checkpoint array is further provided to checkpoint the signal values in the checkpoint cache. In addition, the time instances and values of memory writes are also checkpointed. A user may retrieve the value of any signal values generated during the simulation run and may additionally rewind the simulator to a user-specified time in the simulation run.Type: GrantFiled: August 26, 1993Date of Patent: November 1, 2011Assignee: Texas Instruments IncorporatedInventors: Patrick W. Bosshart, Derek James Smith, Daniel Charles Pickens, Douglas J. Matzke
-
Patent number: 8050902Abstract: At a simulation client, a design is simulated utilizing a hardware description language (HDL) simulation model by stimulating the HDL simulation model with a testcase. The HDL simulation model includes instrumentation not forming a portion of the design that includes a plurality of count event counters that count occurrences of count events in the design during stimulation by the testcase. At multiple intervals during stimulation of the HDL simulation model by the testcase, the simulation client records count values of the plurality of count event counters. The simulation client determines, for each of the multiple intervals, a temporal statistic regarding the count values of the plurality of count event counters and outputs a report containing temporal statistics for the multiple intervals.Type: GrantFiled: October 31, 2007Date of Patent: November 1, 2011Assignee: International Business Machines CorporationInventors: Michael L. Behm, Carol I. Gabele, Derek E. Williams
-
Patent number: 8050904Abstract: A method, data processing system, and computer program product are provided for performing time-based symbolic simulation. A delay-aware representation of a circuit is created that includes a plurality of circuit nodes. The data-aware representation is simulated. In particular, the simulator simulates transitions from a first set of circuit nodes to a second set of circuit nodes selected from the plurality of circuit nodes, the simulating based on executing a first set of simulation events. A second set of simulation events is then generated in response to executing the first set of simulation events. During the simulation, a time is computed for each of the transitions. An an event scheduling diagram is constructed during simulation. The event scheduling diagram depicts the transitions and the times of the transitions.Type: GrantFiled: September 15, 2006Date of Patent: November 1, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Jayanta Bhadra, Magdy S. Abadir, Ping Gao, Timothy David McDougall
-
Publication number: 20110257955Abstract: Techniques for simulating operation of a connectivity level description of an integrated circuit design are provided, for example, to simulate logic elements expressed through a netlist description. The techniques utilize a host processor selectively partitioning and optimizing the descriptions of the integrated circuit design for efficient simulation on a parallel processor, more particularly a SIMD processor. The description may be segmented into cluster groups, for example macro-gates, formed of logic elements, where the cluster groups are sized for parallel simulation on the parallel processor. Simulation may occur in an oblivious as well as event-driven manner, depending on the implementation.Type: ApplicationFiled: April 21, 2010Publication date: October 20, 2011Applicant: THE REGENTS OF THE UNIVERSITY OF MICHIGANInventors: Valeria Bertacco, Debapriya Chatterjee, Andrew Deorio
-
Publication number: 20110238400Abstract: A device (100) for modelling a physical structure by a number of finite state machines comprising a simulation unit (114) adapted for simulating the physical structure by a number of finite state machines, a recording unit (104) adapted for recording state transitions for the number of finite state machines during simulating the physical structure on the basis of the number of finite state machines, and an analysis unit (106) adapted for analysing the recorded state transitions after simulating the physical structure on the basis of the number of finite state machines.Type: ApplicationFiled: July 30, 2008Publication date: September 29, 2011Applicant: NXP B.V.Inventor: Aravinda Thimmapuram
-
Patent number: 8027266Abstract: A method for displaying RF coverage information includes providing formatting data for displaying the radio frequency coverage information on a client. The formatting data is executed on the client. First radio frequency coverage raw data is provided to the client. The first radio frequency coverage raw data is utilized by the formatting data to construct an overall radio frequency coverage representation of a site. Subject to a subsequent request from the client, second radio frequency coverage raw data representative of radio frequency coverage is provided for a portion of the site. The second radio frequency coverage raw data is utilized by the formatting data on a supplemental basis.Type: GrantFiled: August 31, 2007Date of Patent: September 27, 2011Assignee: Symbol Technologies, Inc.Inventors: Mahender Vangati, Ajay Malik
-
Patent number: 8024167Abstract: A computer-implemented method may include defining an input bus signal in a graphical block diagram model by associating the input bus signal with a first group of signals, at least two of the first group of signals having a different data type; defining an output bus signal in the graphical block diagram model by associating the second bus signal with a second group of signals, each of the second group of signals corresponding to one of the first group of signals; defining an input to a non-virtual operation block in the graphical block diagram model as the input bus signal; defining an output to the non-virtual operation block in the graphical block diagram as the output bus signal; and simulating an operation performed on the input bus signal by the non-virtual operation block, the operation being performed on each of the first group of signals and output to each of the second group of signals.Type: GrantFiled: June 7, 2010Date of Patent: September 20, 2011Assignee: The MathWorks, Inc.Inventors: Peter Szpak, Matthew Englehart
-
Patent number: 8019585Abstract: Systems, apparatuses, methods, and computer program products for performing silicon debugging and isolating faults in integrated circuits are disclosed. Some embodiments comprise a simulator to simulate operation of one or more portions of a circuit in order to identify elements of the circuit which are related to a fault, a circuit pruner to separate the related elements from other elements of the circuit and correlate the related elements to a physical layout of the elements, and a probe tool to locate one or more of the related elements which cause or contribute to the fault. Alternative embodiments may comprise computer programs for simulating operation of a circuit to determine related elements of a fault, correlating the related elements to a physical layout or arrangement of the elements in the circuit, and testing the related elements via the physical layout to determine which elements contribute to the fault.Type: GrantFiled: September 26, 2007Date of Patent: September 13, 2011Assignee: Intel CorporationInventors: Md. Asifur Rahman, Dan Bockelman
-
Patent number: 8015517Abstract: A cell library is automatically designed. An emphasis of a design methodology is on automatic determination of the desired or needed cell sizes and variants. This method exploits different variants on drive strengths, P/N ratios, topology variants, internal buffering, and so forth. The method allows generating libraries that are more suitable for efficient timing closure.Type: GrantFiled: June 5, 2009Date of Patent: September 6, 2011Assignee: Nangate A/SInventors: Andre Inacio Reis, Ole Christian Anderson
-
Publication number: 20110213605Abstract: Systems and methods that use a solver to find bugs in a target model of a computing system having one or more finite computation paths are provided. The bugs on computation paths of less than a predetermined length are detected by translating the target model to include a state variable AF for one or more states of the target model, wherein AF(S) represents value of the state variable AF at state S; and solving the translated version of the target model that satisfies predetermined constrains.Type: ApplicationFiled: May 16, 2011Publication date: September 1, 2011Applicant: International Business Machines CorporationInventors: Daniel Geist, Mark Ginzburg, Yoad Lustig, Ishai Rabinovotz, Ohad Shacham, Rachel Tzoref
-
Patent number: 8010933Abstract: A method for injecting timing irregularities into test patterns self-generated by a device under test (DUT) includes obtaining timing irregularities, receiving the test patterns generated by the device under test driven from output drivers of the DUT, injecting the timing irregularities into the test patterns to generate test patterns with timing irregularities injected therein, and applying the test patterns with timing irregularities injected therein to input receivers of the DUT. A tester is configured to test loopback functionality of a device under test (DUT) utilizing a timing irregularities injection apparatus which receives timing irregularity data readable by the tester and test data generated by the DUT, and injects the timing irregularity data into the test data for application to the DUT.Type: GrantFiled: July 6, 2006Date of Patent: August 30, 2011Assignee: Verigy (Singapore) Pte. Ltd.Inventor: Andrew S. Hildebrant
-
Patent number: 8000950Abstract: Latches in a net of a simulated integrated circuit design are initialized to known logical states prior to application of a reset signal at the beginning of the simulation. The logical states may be set by generating a list of the latches, sorting them in random order, and then dividing them into two groups based on the random order with high and low logical states respectively assigned to the two groups. In a specific implementation the latch states are set using an HDL force command prior to applying the reset signal, and the force command is removed after applying the reset signal using an HDL release command. If the circuit description is a gate-level netlist, then logical states of gates within the storage elements are also set.Type: GrantFiled: July 15, 2008Date of Patent: August 16, 2011Assignee: International Business Machines CorporationInventors: Kalpesh Hira, Neil A. Panchal