Access Arbitrating Patents (Class 710/240)
-
Patent number: 8024810Abstract: A method and an apparatus ensuring protection of digital data are provided. In addition to re-encrypting the data using an unchangeable key, the data is double re-encrypted using a changeable key. The changeable key is used first and the unchangeable key is then used, or in another case, the unchangeable key is used first, and the changeable key is then used. In the aspect of embodiments, there is a case adopting a software, a case adopting a hardware, or a case adopting the software and the hardware in combination. The hardware using the unchangeable key developed for digital video is available. In adopting the software, encryption/decryption is performed in a region below the kernel which cannot be handled by the user to ensure the security for the program and for the key used. More concretely, encryption/decryption is performed with RTOS using a HAL and a device driver, i.e., a filter driver, a disk driver and a network driver, in an I/O manager.Type: GrantFiled: July 3, 2006Date of Patent: September 20, 2011Assignee: Intarsia Software LLCInventor: Makoto Saito
-
Patent number: 8019922Abstract: Interruption facility for adjunct processor queues. In response to a queue transitioning from a no replies pending state to a reply pending state, an interruption is initiated. This interruption signals to a processor that a reply to a request is waiting on the queue. In order for the queue to take advantage of the interruption capability, it is enabled for interruptions.Type: GrantFiled: October 21, 2008Date of Patent: September 13, 2011Assignee: International Business Machines CorporationInventors: Charles W. Gainey, Jr., Klaus Meissner, Damian L. Osisek, Klaus Werner
-
Patent number: 8010725Abstract: Provided is an access right managing method for a resource of a storage system, in which a management computer stores access right definition information of the resource, and resource correspondence information including information on a management program which manages another resource related to the resource managed by the management program. In case of which receiving an updating request of an access right of the resource, the management computer updates an access right based on the updating request of the access right, selects a management program of the resource whose access right is requested to be updated based on the resource correspondence information, transmits an updating request of an access right for a relative resource to a management computer which executes the selected management program, and in case of which the access right updating request of the related resource is received, updates the access right of the relative resource.Type: GrantFiled: June 25, 2009Date of Patent: August 30, 2011Assignee: Hitachi, Ltd.Inventors: Koichi Murayama, Yuichi Yagawa
-
Patent number: 8006015Abstract: A device and a method for managing access requests, the method includes: (i) receiving, from a master component coupled to a master bus, multiple access requests to access a slave component over a pipelined slave bus; acknowledging a received access request if: (a) at least an inter-access request delay period lapsed from a last acknowledgement of an access request; (b) an amount of pending acknowledged access requests is below a threshold; wherein the threshold is determined in response to a pipeline depth of the pipelined slave bus; (c) the received access request is valid; wherein a validity of an access request is responsive to a reception of an access request cancellation request; and (ii) providing information from the slave component, in response to at least one acknowledged access request.Type: GrantFiled: November 8, 2006Date of Patent: August 23, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Yaki Devilla, Moshe Anschel, Kostantin Godin, Amit Gur, Itay Peled
-
Patent number: 8006016Abstract: A method for addressing system latency within a network system which includes providing a network interface and moving data within each of the plurality of memory access channels independently and in parallel to and from a memory system so that one or more of the plurality of memory access channels operate efficiently in the presence of arbitrary memory latencies across multiple requests is disclosed. The network interface includes a plurality of memory access channels.Type: GrantFiled: January 18, 2011Date of Patent: August 23, 2011Assignee: Oracle America, Inc.Inventors: Shimon Muller, Rahoul Puri, Michael Wong
-
Patent number: 8001307Abstract: An apparatus and a method to eliminate deadlock in a bi-directionally mirrored data storage system are presented. In some embodiments, a first and a second storage servers have established a mirroring relationship. To prevent deadlock between the storage servers and to reduce write latency, the second storage server may hold data received from the first storage server in a replication queue and send an early confirmation to the first storage server before writing the data to a destination volume if the first storage server is held up due to a lack of confirmation. In another embodiment, when the first storage server writes metadata of a persistent point-in-time image (PPI) to the second storage server, the second storage server may send a confirmation to the first storage server after copying the metadata, but before exporting the PPI at the second storage server.Type: GrantFiled: April 27, 2007Date of Patent: August 16, 2011Assignee: Network Appliance, Inc.Inventors: Abhijeet P. Gole, Andrew E. Dunn, Prasanna K. Malaiyandi, Shane S. Owara
-
Patent number: 8001547Abstract: Logic (also called “synchronizing logic”) in a co-processor (that provides an interface to memory) receives a signal (called a “declaration”) from each of a number of tasks, based on an initial determination of one or more paths (also called “code paths”) in an instruction stream (e.g. originating from a high-level software program or from low-level microcode) that a task is likely to follow. Once a task (also called “disabled” task) declares its lack of a future need to access a shared data, the synchronizing logic allows that shared data to be accessed by other tasks (also called “needy” tasks) that have indicated their need to access the same. Moreover, the synchronizing logic also allows the shared data to be accessed by the other needy tasks on completion of access of the shared data by a current task (assuming the current task was also a needy task).Type: GrantFiled: August 29, 2008Date of Patent: August 16, 2011Assignee: Applied Micro Circuits CorporationInventors: Alexander Joffe, Asad Khamisy
-
Patent number: 7990999Abstract: Method and apparatus for arbitrating prioritized cycle streams in a manner that prevents starvation. High priority and low priority arbitration pools are employed for arbitrating multiple input cycle streams. Each cycle stream contains a stream of requests of a given type and associated priority. Under normal circumstances in which resource buffer availability for a destination device is not an issue, higher priority streams are provided grants over lower priority streams, with all streams receiving grants. However, when a resource buffer is not available for a lower priority stream, arbitration of high priority streams with available buffer resources are redirected to the low priority arbitration pool, resulting in generation of grant counts for both the higher and lower priority streams.Type: GrantFiled: January 14, 2009Date of Patent: August 2, 2011Assignee: Intel CorporationInventors: Khee Wooi Lee, Mikal C. Hunsaker, Darren L. Abramson
-
Patent number: 7987306Abstract: A method for addressing system latency within a network system which includes providing a network interface and moving data within each of the plurality of memory access channels independently and in parallel to and from a memory system so that one or more of the plurality of memory access channels operate efficiently in the presence of arbitrary memory latencies across multiple requests is disclosed. The network interface includes a plurality of memory access channels.Type: GrantFiled: April 4, 2005Date of Patent: July 26, 2011Assignee: Oracle America, Inc.Inventors: Shimon Muller, Rahoul Puri, Michael Wong
-
Patent number: 7984444Abstract: A lock implementation has properties of both backoff locks and queue locks. Such a “composite” lock is abortable and is provided with a constant number of preallocated nodes. A thread requesting the lock selects one of the nodes, attempts to acquire the selected node, and, if successful, inserts the selected node in a wait-queue for the lock. Because there is only a constant number of nodes for the wait-queue, all requesting threads may not be queued. Requesting threads unable to successfully acquire a selected node may backoff and retry selecting and acquiring a node. A node at the front of the wait-queue holds the lock.Type: GrantFiled: September 15, 2005Date of Patent: July 19, 2011Assignee: Oracle America, Inc.Inventors: Nir N. Shavit, Mark S. Moir, Virendra J. Marathe
-
Patent number: 7979617Abstract: A method and computer system for efficiently handling high contention locking in a multiprocessor computer system. At least some of the processors in the system are organized into a hierarchy, and process an interruptible lock in response to the hierarchy. The method utilizes two alternative methods of acquiring the lock, including a conditional lock acquisition primitive and an unconditional lock acquisition primitive, and an unconditional lock release primitive for releasing the lock from a particular processor. To prevent races between processors requesting a lock acquisition and a processor releasing the lock, a release flag is utilized. Furthermore, in order to ensure that the a processor utilizing the unconditional lock acquisition primitive is granted the lock, a handoff flag is utilized.Type: GrantFiled: November 4, 2008Date of Patent: July 12, 2011Assignee: International Business Machines CorporationInventors: Paul E. McKenney, Benedict Jackson, Ramakrishnan Rajamony, Ronald L. Rockhold
-
Patent number: 7979615Abstract: An apparatus is disclosed for handling multiple requestors desiring access to a resource. The apparatus includes a plurality of masters and a plurality of arbitrators. Each arbitrator is assigned to a different one of the plurality of masters. Also, each arbitrator is defined to consider a different portion of the multiple requestors when selecting a requestor to be serviced by the master to which the arbitrator is assigned. Each arbitrator is further defined to select a requestor from the different portion of the multiple requestors, such that selection of a particular requestor is not duplicated among the plurality of arbitrators. Additionally, requestor selection by each of the plurality of arbitrators is performed in a same clock cycle.Type: GrantFiled: June 14, 2005Date of Patent: July 12, 2011Assignee: PMC-Sierra US, Inc.Inventor: Marc Spitzer
-
Apparatus for real-time arbitration between masters and requestors and method for operating the same
Patent number: 7975086Abstract: A circuit is provided for handling multiple requestors desiring access to a resource. The circuit includes a plurality of arbitrators and a plurality of masters. Each master is assigned to a different one of the plurality of arbitrators. Each arbitrator is defined to select a different one of the multiple requestors to be serviced by the master to which the arbitrator is assigned. Also, the plurality of arbitrators is defined to make their requestor selections in the same clock cycle. Additionally, the plurality of arbitrators is defined to make their requestor selections such that selection of a particular requestor is not duplicated among the plurality of arbitrators.Type: GrantFiled: June 14, 2005Date of Patent: July 5, 2011Assignee: PMC-Sierra US, Inc.Inventor: Marc Spitzer -
Publication number: 20110161601Abstract: Methods and apparatus relating to an inter-queue anti-starvation mechanism with dynamic deadlock avoidance in a retry based pipeline are described. In one embodiment, logic may arbitrate between two queues based on various rules. The queues may store data including local or remote requests, data responses, non-data responses, external interrupts, etc. Other embodiments are also disclosed.Type: ApplicationFiled: December 26, 2010Publication date: June 30, 2011Inventors: James R. Vash, Bongjin Jung, Pritpal S. Ahuja
-
Patent number: 7970961Abstract: A distributed direct memory access (DMA) method, apparatus, and system is provided within a system on chip (SOC). DMA controller units are distributed to various functional modules desiring direct memory access. The functional modules interface to a systems bus over which the direct memory access occurs. A global buffer memory, to which the direct memory access is desired, is coupled to the system bus. Bus arbitrators are utilized to arbitrate which functional modules have access to the system bus to perform the direct memory access. Once a functional module is selected by the bus arbitrator to have access to the system bus, it can establish a DMA routine with the global buffer memory.Type: GrantFiled: November 11, 2008Date of Patent: June 28, 2011Assignee: Intel CorporationInventors: Kumar Ganapathy, Ruban Kanapathippillai, Saurin Shah, George Moussa, Earle F. Philhower, III, Ruchir Shah
-
Patent number: 7970814Abstract: Methods and apparatus for providing a synchronous interface for an asynchronous service including, in a synchronous interface engine executing on a processor, receiving a request from a client for the asynchronous service, issuing an asynchronous service request to perform the asynchronous service, the asynchronous service request including a unique client identifier, and associating a wait condition with the unique client identifier to indicate to the client to wait for a result of the asynchronous service. Methods and apparatus further include receiving the result of the asynchronous service, the result including the unique client identifier, removing the associated wait condition, and sending the result to the client.Type: GrantFiled: May 19, 2009Date of Patent: June 28, 2011Assignee: Raytheon CompanyInventors: Gregory Leedberg, Kenneth D. Carey, George W. Spencer, Jr.
-
Patent number: 7965403Abstract: When an inquiry of a device state is received at a first communication port from an information processing terminals, a corresponding printer determines whether a second communication port that is communicably connected to the information processing terminal is present besides the first communication port, and if the second communication port is present, determines whether the first communication port is a communication port of the highest priority among the communication ports currently connected to the communicable terminals, and if the second communication port is not present or the first communication port is the communication port of the highest priority, makes the status information expressing the operation state of the device be sent from the first communication port to the information processing terminal that inquired the device state.Type: GrantFiled: March 22, 2006Date of Patent: June 21, 2011Assignee: Brother Kogyo Kabushiki KaishaInventor: Masahiro Murakami
-
Patent number: 7949812Abstract: A wireless network device includes a first communication module to communicate with at least one of first devices and a second communication module to communicate with at least one of second devices. An arbitration module receives a request for communication from the first communication module, detects when the second communication module is communicating in a locked mode, and denies request for communication from the first communication module when the second communication module is communicating in the locked mode. Transmission or reception of a packet in the locked mode is not interrupted to avoid loss of the packet. The arbitration module grants the request for communication from the first communication module when the second communication module is communicating in the locked mode and when granting the request for communication from the first communication module does not require stopping the second communication module from communicating in the locked mode.Type: GrantFiled: August 26, 2008Date of Patent: May 24, 2011Assignee: Marvell International Ltd.Inventors: Gladys Yuen Yan Wong, Timothy J. Donovan, Timothy Li, Ken Yeung
-
Patent number: 7950014Abstract: Aspects of the subject matter described herein relate to detecting the ready state of a user interface element. In aspects, a synchronization object is created to indicate when a user interface element is ready. Data is then loaded into the user interface element. After the data is loaded, an indication is made via the synchronization object that the user interface element is ready. After this occurs, a thread waiting on the synchronization object may interact with the user interface element with confidence that the user interface element is ready.Type: GrantFiled: June 1, 2007Date of Patent: May 24, 2011Assignee: Microsoft CorporationInventor: Ronald R. Martinsen
-
Publication number: 20110119421Abstract: Plural arbiters arbitrate over a set of queues. The arbiters are constructed as a series of pipelined stages. Conflict detection logic detects conflicts among the arbiters in arbitrating across the queues, and, when a conflict is detected, the conflict detection logic alters processing related to conflicting queues in one arbiter when another arbiter has not passed a predetermined commit point in processing the queue.Type: ApplicationFiled: January 26, 2011Publication date: May 19, 2011Applicant: JUNIPER NETWORKS, INC.Inventors: Debashis BASU, Avanindra GODBOLE
-
Patent number: 7941582Abstract: In a device that can execute multiple media applications, but only one at a time, a media server coordinates among applications, but neither the media server nor the individual applications maintain rules regarding all of the different applications. Each connection used by an application is assigned a priority and communicates that priority to the media server when the connection is established. When an application requests to begin playback, the request is granted if no other application is playing, or if another application is playing on a connection having a priority at most equal to that of the connection used by the requesting application, but is denied if the connection already in use has a higher priority. Resumption of an application that was interrupted by another application on a connection with higher priority is determined by the interrupted application after the interruption ends, based on information communicated by the media server.Type: GrantFiled: March 17, 2010Date of Patent: May 10, 2011Assignee: Apple Inc.Inventors: John Samuel Bushell, James D. Batson
-
Publication number: 20110106986Abstract: A method and apparatus are described to provide shared switch and cache memory. The apparatus may comprise a message switch module, a cache controller module, and shared switch and cache memory to provide shared memory to the message switch module and to the cache controller module. The cache controller module may comprise pointer memory to store a plurality of pointers, each pointer pointing to a location in the shared switch and cache memory (e.g., point to a message header partition in the shared switch and cache memory). If there is a corresponding pointer, a memory read response may be sent to the requesting agent. If there is no corresponding pointer, a write data request may be sent to a corresponding destination agent and, in response to receiving the requested data, a pointer to the stored data in the pointer memory may be provided.Type: ApplicationFiled: January 6, 2011Publication date: May 5, 2011Applicant: Cisco Technology, Inc.Inventor: Keith Iain Wilkinson
-
Patent number: 7937045Abstract: An ultra wide band device may announce a first idle message on a first ultra wide band sub-band associated with a first beacon group, announce a second idle message on a second ultra wide band sub-band associated with a second beacon group, and switch between the first and the second ultra wide band sub-bands to maintain a first connection with the first beacon group and a second connection with the second beacon group.Type: GrantFiled: October 11, 2007Date of Patent: May 3, 2011Assignee: Sony Ericsson Mobile Communications ABInventor: Anders Niklas Lekselius
-
Patent number: 7930456Abstract: A data packet arbitration system for routing data transfers from a plurality of clients to a data transmission line is described. The system includes multiple arbitration stages for transferring data from the plurality of clients to the data transmission line. Data transfers are routed through the system based on arbitration logic that prioritizes by function in a primary arbitration stage and by client in a subsequent arbitration stage.Type: GrantFiled: December 23, 2006Date of Patent: April 19, 2011Assignee: EMC CorporationInventor: Almir Davis
-
Patent number: 7917908Abstract: In an ordered semaphore management system a pending state allows threads not competing for a locked semaphore to bypass one or more threads waiting for the same locked semaphore. The number of pending levels determines the number of consecutive threads vying for the same locked semaphore which can be bypassed. When more than one level is provided the pending levels are prioritized in the queued order.Type: GrantFiled: June 12, 2008Date of Patent: March 29, 2011Assignee: International Business Machines CorporationInventors: Steven Kenneth Jenkins, Ross Boyd Leavens, Robert Brian Likovich, Jr., Wesley Erich Queen, Michael Steven Siegel
-
Publication number: 20110072162Abstract: Described embodiments provide a transceiver for transferring data between a media controller and a host device through a communication link. The transceiver includes a first interrupt generator configured to i) generate a first interrupt when a command is received from the host device and ii) provide the received command to a receive buffer. A command processing module i) retrieves the received command from the receive buffer, ii) processes the received command, and iii) provides data request data in response to the received command to a transmit buffer. A datagram generator is configured to provide datagram data to the transmit buffer and a second interrupt generator is configured to generate a second interrupt when data in the transmit buffer is ready for transmission. The transmit buffer interleaves i) the data request data in response to the received command and ii) the datagram data, when provided to the communication link.Type: ApplicationFiled: September 1, 2010Publication date: March 24, 2011Inventor: Randal S. Rysavy
-
Patent number: 7913009Abstract: Example operations related to deferring interrupts are herein disclosed. In one example embodiment, a method includes, but is not limited to, writing a message to a memory location shared between a sender and a receiver; and requesting that an interrupt be transmitted to the receiver after a specified latency has elapsed, wherein an interrupt that is pending is stored in a trigger memory. It can be appreciated by one of skill in the art that one or more various aspects of the disclosure may include but are not limited to circuitry and/or programming for effecting the herein-referenced aspects; the circuitry and/or programming can be virtually any combination of hardware, software, and/or firmware configured to effect the herein-referenced aspects depending upon the design choices of the system designer. In addition to the foregoing, other aspects are described in the claims, drawings, and text forming a part of the present application.Type: GrantFiled: June 20, 2007Date of Patent: March 22, 2011Assignee: Microsoft CorporationInventors: René Vega, John Te-Jui Sheu, Yau Ning Chin
-
Patent number: 7911470Abstract: An apparatus and method for fairly arbitrating between clients with varying workloads. The clients are configured in a pipeline for processing graphics data. An arbitration unit selects requests from each of the clients to access a shared resource. Each client provides a signal to the arbitration unit for each clock cycle. The signal indicates whether the client is waiting for a response from the arbitration unit and whether the client is not blocked from outputting processed data to a downstream client. The signals from each client are integrated over several clock cycles to determine a servicing priority for each client. Arbitrating based on the servicing priorities improves performance of the pipeline by ensuring that each client is allocated access to the shared resource based on the aggregate processing load distribution.Type: GrantFiled: December 12, 2007Date of Patent: March 22, 2011Assignee: NVIDIA CorporationInventors: Christopher D. S. Donham, John S. Montrym
-
Patent number: 7913014Abstract: The present invention relates to a data processing system is provided which comprises at least one first processing unit (CPU), at least one second processing unit (PU), at least one memory module (MEM), and an interconnect. The memory module (MEM) serves to store data from said at least one first and second processing unit (CPU, PU). The interconnecting means couples the memory module (MEM) to the first and second processing units (CPU, PU). In addition, an arbitration unit (AU) is provided for performing the arbitration to the memory module (MEM) of the first and second processing units (CPU, PU). The arbitration is performed on a time window basis. A first access time during which the second processing unit (PU) has accessed the memory module and a second access time which is still required by the second processing unit (PU) to complete its processing are monitored during a predefined time window by the arbitration unit (AU).Type: GrantFiled: September 19, 2005Date of Patent: March 22, 2011Assignee: NXP B.V.Inventor: Akshaye Sama
-
Patent number: 7908434Abstract: A cache managing unit creates a list of elements corresponding to each data block arranged based on a priority of writing data blocks to a magnetic disk apparatus, and when a group of elements corresponding to data blocks to be written to the same magnetic disk apparatus exists, provides a link connecting elements at both ends of the group. A write control unit searches, upon selecting a data block for writing, elements belonging to the list in descending order of priority, and if a link is set at an element corresponding to a data block to be written to a magnetic disk that cannot perform a writing, follows the link to search a subsequent element.Type: GrantFiled: October 31, 2006Date of Patent: March 15, 2011Assignee: Fujitsu LimitedInventors: Akihito Kobayashi, Katsuhiko Nagashima, Hidenori Yamada
-
Patent number: 7904666Abstract: In a device, in which a master that requires access at a predetermined rate and a processor that requires responsiveness to an access request access a shared memory, responsiveness to the access request of the processor is improved while the access of the master at the predetermined rate is guaranteed, compared to conventional technologies. When the master has a resource available for accessing the shared memory, the master accesses the shared memory at the predetermined rate or above. When the access is executed at the predetermined rate or above, the processor accesses the shared memory by using a resource that was originally allocated to the master.Type: GrantFiled: July 6, 2006Date of Patent: March 8, 2011Assignee: Panasonic CorporationInventors: Tetsuji Mochida, Ryuta Nakanishi, Takaharu Tanaka
-
Publication number: 20110055443Abstract: Provided is a memory control apparatus including: a monitoring unit that monitors, for each of the masters, a usable bandwidth indicating an amount of memory access data to be accessed per unit time in response to a corresponding one of the access requests from the master; a holding unit that holds a predetermined request bandwidth for each of the masters; a bandwidth determining unit that determines whether or not the usable bandwidth has reached the predetermined request bandwidth for each of the masters; and a control unit that issues an advanced refresh command to the memory based on a result of the determination by the bandwidth determining unit for each of the masters, regardless of timing of a refresh cycle.Type: ApplicationFiled: November 8, 2010Publication date: March 3, 2011Applicant: PANASONIC CORPORATIONInventors: Yoshiharu WATANABE, Daisuke MURAKAMI
-
Patent number: 7899927Abstract: Plural arbiters arbitrate over a set of queues. The arbiters are constructed as a series of pipelined stages. Conflict detection logic detects conflicts among the arbiters in arbitrating across the queues, and, when a conflict is detected, the conflict detection logic alters processing related to conflicting queues in one arbiter when another arbiter has not passed a predetermined commit point in processing the queue.Type: GrantFiled: June 25, 2009Date of Patent: March 1, 2011Assignee: Juniper Networks, Inc.Inventors: Debashis Basu, Avanindra Godbole
-
Patent number: 7890685Abstract: To provide a multi-core LSI capable of improving the stability of operation. A multi-core LSI comprises a plurality of CPUs coupled to a first shared bus, one or more modules coupled to a second shared bus, a shared bus controller coupled between the first shared bus and the second shared bus, for arbitrating an access to the module(s) by the CPUs, and a system controller that monitors whether or not a response signal to an access request signal of the CPUs is output from module to be accessed, wherein the system controller outputs a pseudo response signal to the first shared bus via the shared bus controller to terminate the access by the CPU while accessing if the response signal is not output from the module to be accessed after the access request signal is output to the second shared bus from the shared bus controller and before a predetermined time elapses.Type: GrantFiled: February 6, 2009Date of Patent: February 15, 2011Assignee: Renesas Electronics CorporationInventor: Mamoru Sakugawa
-
Patent number: 7886101Abstract: An interruption control system includes two sense elements, a microprocessor, and a controller. The microprocessor includes two registers, two flip-latches, a multiplexer, and a microcontroller. Each sense element senses a device and sends a sense signal. The corresponding register receives and stores the sense signal. The microcontroller sets an identity signal for each of the registers and controls the each of the flip-latch units to record a data signal of the device. The multiplexer alternately outputs the ID signals and the corresponding data signals to the microcontroller to encode into a datagram. The microcontroller sends the datagram to the controller. The controller is interrupted for decoding the datagram.Type: GrantFiled: December 25, 2008Date of Patent: February 8, 2011Assignee: Foxnum Technology Co., Ltd.Inventor: Wei-Der Tang
-
Patent number: 7885280Abstract: A packet relaying apparatus includes queues holding packet information, and queue control units controlling dequeueing. The dequeueing means transmission of packet information from a queue of a previous stage to a queue of a next stage. The packet relaying apparatus further includes a packet information control unit that, on receiving packet information to be dequeued at the time of dequeueing, returns discard information and data volume corresponding to the received packet information, a first bandwidth adjusting unit that, on determining that the received packet has been discarded, discards the packet information, maintains a usable bandwidth, and transfers the discard information and the data volume to the previous stage, and a second bandwidth adjusting unit that, on receiving the discard information and the data volume from the next stage, adds the data volume to the usable bandwidth and transfers the discard information and the data volume to a previous stage.Type: GrantFiled: January 27, 2009Date of Patent: February 8, 2011Assignee: Fujitsu LimitedInventors: Hideyo Fukunaga, Takeshi Sumou, Tsutomu Noguchi, Katsumi Imamura
-
Patent number: 7882312Abstract: A state engine receives multiple requests from a parallel processor for a shared state. The state engine includes at least one state element and the at least one state element is adapted to operate, atomically, on the shared state in response to a request made by the parallel processor. The request includes at least a command directing the at least one state element on how to perform an operation on the shared state. The state engine also includes a memory connected to the at least one state element and configured to store the shared state.Type: GrantFiled: November 11, 2003Date of Patent: February 1, 2011Assignee: Rambus Inc.Inventor: Anthony Spencer
-
Patent number: 7865914Abstract: Loading and unloading a plurality of libraries on a computing device having a loader lock and internal and external counts for each library in the plurality of libraries is disclosed. The libraries assume an initialize state, followed by an initialized state, a pending unload state, and an unload state according to when the internal and external counts are incremented and decremented. When in the pending unload state, the functions of a library that include functions that require acquiring the loader lock exit, the internal count is decremented by one, and the loader lock is released. Prior to entering the pending unload state, a library may be placed into a reloadable state. A library in the reloadable state may be reloaded upon request until a timer times out. When the timer times out, the library in the reloadable state transitions into the pending unload state.Type: GrantFiled: March 29, 2007Date of Patent: January 4, 2011Assignee: Microsoft CorporationInventors: Kenneth M. Jung, Arun Kishan, Neill M. Clift, Dragos C. Sambotin
-
Patent number: 7865646Abstract: An improved system is described for allowing an embedded controller and a host processor to share access to modules in a computer system. The shared access system of the present invention enables exclusive, one-at-a-time access by a processor to a module and concurrent access by more than one processor to a module. An internal bus with two power sources is used to allow continued access by one of the processors when one of the two power sources is not providing power. Asynchronous clocking is provided to allow increased throughput to modules. An example of a protocol that allows an embedded controller to access more than one module is also described.Type: GrantFiled: July 20, 2006Date of Patent: January 4, 2011Assignee: National Semiconductor CorporationInventors: Ohad Falik, Yehezkel Friedman, Victor Flachs, Yuval Kirschner
-
Publication number: 20100332709Abstract: Provided is a performance optimization system that can identify a case where the impact on performance is large even when the number of cache misses is small.Type: ApplicationFiled: February 6, 2009Publication date: December 30, 2010Inventors: Noriaki Suzuki, Sunao Torii, Junji Sakai
-
Publication number: 20100325327Abstract: A system includes a plurality of sources to provide information access requests. An arbiter includes an assignment module to associate a first access request from the first source to one of the plurality of arbitration slots based upon assignment information at a storage location, and a dispatch module to determine one request of a plurality of requests received at the plurality of sources to be dispatched to a resource, memory controller by a dispatch module.Type: ApplicationFiled: June 17, 2009Publication date: December 23, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Bryan D. Marietta, Jaideep Dastidar, John Vaglica, Mihir A. Pandya
-
Patent number: 7853824Abstract: The present invention is to provide a computer for backup and being fault-tolerant comprising a CPU connected to an I/O port, a dual-port memory, a memory address decoder, a bus tri-state buffer, and an arbitration circuit, where the CPU can access data of the dual-port memory based on a decoded memory address of the memory address decoder, first and second ports of the dual-port memory are connected to input and output of the bus tri-state buffer respectively, and an output of the arbitration circuit is connected to an enable terminal of the bus tri-state buffer.Type: GrantFiled: June 30, 2006Date of Patent: December 14, 2010Assignee: DMP Electronics Inc.Inventor: Wen-Chung Tai
-
Publication number: 20100306416Abstract: A system includes a virtualized I/O device coupled to one or more processing units. The virtualized I/O device includes programmed I/O (PIO) configuration registers corresponding to hardware resources, and a storage for storing a resource table that includes a plurality of entries. Each entry corresponds to a respective hardware resource. A system processor may allocate the hardware resources to functions that may include physical and virtual functions, and may program each entry of the resource discovery table for each function with an encoded value that indicates whether a requested hardware resource has been allocated to a requesting process, and whether the requested hardware resource is shared with another function. Processing units may execute a device driver instance associated with a given process to discover allocated resources by requesting access to the resource discovery table. The virtualized I/O device protects the resources by checking access requests against the resource discovery table.Type: ApplicationFiled: May 26, 2009Publication date: December 2, 2010Inventor: John E. Watkins
-
Patent number: 7840737Abstract: This invention provide a data processor capable of multiplexing data transfers with desired data transfer characteristics guaranteed, without multiplexing buses. The data processor includes: a transfer path that mutually connects plural processors and plural transfer element circuits such as memory; an arbitration circuit that controls data transfer in the transfer path; and a control register that defines the priority and minimum guaranteed bandwidth of data transfer. The arbitration circuit decomposes data packets sent from plural data transfer sources into subunits, and reconstructs plural data packets having the same data transfer target, based on priority and minimum guaranteed bandwidth stored in a control register. Thereby, the one reconstructed data packet can include subunits of plural data packets from transfer sources having different priorities, and data amounts of subunits contained in it can satisfy minimum guaranteed bandwidth of data transfer.Type: GrantFiled: December 19, 2007Date of Patent: November 23, 2010Assignee: Renesas Electronics CorporationInventor: Takanobu Tsunoda
-
Patent number: 7836235Abstract: An access request arbitration section, a data amount management section and a resource control section are provided between a plurality of masters and a shared resource. The data amount management section manages access data amounts passing between the plurality of masters and the resource. The access request arbitration section executes arbitrary arbitration of issuing access permission to a master determined according to the access data amount at any timing, in addition to periodic arbitration of issuing access permission to any of the masters at fixed-interval arbitration timing. If an access request of less than a defined data amount is granted in periodic arbitration, the remaining access chance can be used in arbitrary arbitration.Type: GrantFiled: August 14, 2007Date of Patent: November 16, 2010Assignee: Panasonic CorpoationInventors: Yoshiharu Watanabe, Seiji Horii, Daisuke Murakami, Yuji Takai
-
Publication number: 20100281231Abstract: A hierarchical memory request stream arbitration technique merges coherent memory request streams from multiple memory request sources and arbitrates the merged coherent memory request stream with requests from a non-coherent memory request stream. In at least one embodiment of the invention, a method of generating a merged memory request stream from a plurality of memory request streams includes merging coherent memory requests into a first serial memory request stream. The method includes selecting, by a memory controller circuit, a memory request for placement in the merged memory request stream from at least the first serial memory request stream and a merged non-coherent request stream. The merged non-coherent memory request stream is at least partially based on an indicator of a previous memory request selected for placement in the merged memory request stream.Type: ApplicationFiled: April 29, 2009Publication date: November 4, 2010Inventors: Guhan Krishnan, Antonio Asaro, Don Cherepacha, Thomas R. Kunjan, Joerg Winkler, Ralf Flemming, Maurice B. Steinman, Jonathan Owen, John Kalamatianos
-
Patent number: 7827321Abstract: A measurement sampling facility takes snapshots of the central processing unit (CPU) on which it is executing at specified sampling intervals to collect data relating to tasks executing on the CPU. The collected data is stored in a buffer, and at selected times, an interrupt is provided to remove data from the buffer to enable reuse thereof. The interrupt is not taken after each sample, but in sufficient time to remove the data and minimize data loss.Type: GrantFiled: October 2, 2008Date of Patent: November 2, 2010Assignee: International Business Machines CorporationInventors: Jane H. Bartik, Lisa Cranton Heller, Damian L. Osisek, Donald W. Schmidt, Patrick M. West, Jr., Phil C. Yeh
-
Patent number: 7821518Abstract: An apparatus and method for fairly arbitrating between clients with varying workloads. The clients are configured in a pipeline for processing graphics data. An arbitration unit selects requests from each of the clients to access a shared resource. Each client provides a signal to the arbitration unit for each clock cycle. The signal indicates whether the client is waiting for a response from the arbitration unit and whether the client is not blocked from outputting processed data to a downstream client. The signals from each client are integrated over several clock cycles to determine a servicing priority for each client. Arbitrating based on the servicing priorities improves performance of the pipeline by ensuring that each client is allocated access to the shared resource based on the aggregate processing load distribution.Type: GrantFiled: December 12, 2007Date of Patent: October 26, 2010Assignee: NVIDIA CorporationInventors: Christopher D. S. Donham, John S. Montrym
-
Patent number: 7814257Abstract: A data transfer apparatus for transferring data between a system bus and a local bus at a high speed is provided. A bus bridge 101 is connected between a system bus 132 and a local bus 137. Data transferred between a CPU 133, an I/O device 136 and a main memory 135 on the system bus 132 are retained in an associative memory 106 via an associative memory control unit 105. When an access to this data from an I/O device 138 on the local bus 137 is generated, the data are transferred from the associative memory 106 to the I/O device 138. Thus, when a data transfer request from the I/O device 138 to the main memory 135 is generated, no bus cycle is generated on the system bus 132 as long as this data are retained in the associative memory 106. Consequently, the data can be transferred at a high speed.Type: GrantFiled: September 11, 2006Date of Patent: October 12, 2010Assignee: Panasonic CorporationInventor: Kenichi Kawaguchi
-
Patent number: RE41849Abstract: A parallel, multi-threaded processor system and technique for arbitrating command requests is described. The system includes a plurality of microengines, a plurality of shared system resources and a global command arbiter. The global command arbiter uses a command request protocol that is based on the shared system resources and command type to grant or deny a microengine command request for a shared resource.Type: GrantFiled: June 22, 2005Date of Patent: October 19, 2010Assignee: Intel CorporationInventors: Gilbert Wolrich, Debra Bernstein, Matthew J. Adiletta, William Wheeler