Microprocessor Or Multichip Or Multimodule Processor Having Sequential Program Control Patents (Class 712/32)
-
Patent number: 6389527Abstract: The present invention comprises a LSU which executes instructions relating to load/store. The LSU includes a DCACHE which temporarily stores data read from and written to the external memory, an SPRAM used to specific purposes other than cache, and an address generator generating virtual addresses for access to the DCACHE and the SPRAM. Because the SPRAM can load and store data by a pipeline of the LSU and exchanges data with an external memory through a DMA transfer, the present invention is especially available to high-speedily process a large amount of data such as the image data. Because the LSU can access the SPRAM with the same latency as that of the DCACHE, after data being stored in the external memory is transferred to the SPRAM, the processor can access the SPRAM in order to perform data process, and it is possible to process a large amount of data with shorter time than time necessary to directly access an external memory.Type: GrantFiled: February 8, 1999Date of Patent: May 14, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Michael Raam, Toru Utsumi, Takeki Osanai, Kamran Malik
-
Publication number: 20020053015Abstract: A digital signal processor particularly adapted for decoding digital audio. The barrel shifter of the processor includes logical circuitry, so that operations involving a combination of a logical operation and a shift, can be performed in a single pass through the combined barrel shifter/logical unit, rather than requiring separate passes through the barrel shifter and ALU, which would require more instruction cycles. The address generator of the processor, includes circuitry which concatenates the most significant bits of a base address of a table to the least significant bits of an index, to thereby rapidly generate addresses of indexed locations in a table.Type: ApplicationFiled: July 13, 2001Publication date: May 2, 2002Applicant: Sony Corporation and Sony Electronics Inc.Inventors: Yew-Koon Tan, Agee Ozeki, Tetsuya Fukushima
-
Patent number: 6381688Abstract: A host adapter integrated circuit that contains data transfer modules has a serial port that uses a single serial port pin to communicate with a slave serial port input-output integrated circuit that interfaces to various resources that are included in a support circuit. The serial port forms a packet from each byte of information to be transferred from a module to the slave device by adding a start bit before the byte, followed by a parity bit at the end of the byte and followed by a stop bit. After transmitting the packet, the serial port waits for an acknowledge packet from the slave serial port input-output integrated circuit, for example for two clock cycles after transmission of the packet. For synchronous operation, a common oscillator drives the clock signal on the slave serial port input-output integrated circuit and host adapter integrated circuit.Type: GrantFiled: May 25, 2000Date of Patent: April 30, 2002Assignee: Adaptec, IncorporatedInventors: Stillman F. Gates, Christopher Burns
-
Patent number: 6378060Abstract: The present invention provides a cross-bar circuit that implements a switch of a broadband processor. In an exemplary embodiment, the present invention provides a cross-bar circuit that, in response to partially-decoded instruction information and in response to datapath information, (1) allows any bit from a 2n-bit (e.g. 256-bit) input source word to be switched into any bit position of a 2m-bit (e.g. 128-bit) output destination word and (2) provides the ability to set-to-zero any bit in said 2m-bit output destination word. The cross-bar circuit includes: (1) a switch circuit which includes 2m 2n:1 multiplexor circuits, where each of the 2n:1 multiplexor circuits (a) has a unique n-bit (e.g.Type: GrantFiled: February 11, 2000Date of Patent: April 23, 2002Assignee: Microunity Systems Engineering, Inc.Inventors: Craig Hansen, Bruce Bateman, John Moussouris
-
Publication number: 20020046324Abstract: A chip-multiprocessing system with scalable architecture, including on a single chip: a plurality of processor cores; a two-level cache hierarchy; an intra-chip switch; one or more memory controllers; a cache coherence protocol; one or more coherence protocol engines; and an interconnect subsystem. The two-level cache hierarchy includes first level and second level caches. In particular, the first level caches include a pair of instruction and data caches for, and private to, each processor core. The second level cache has a relaxed inclusion property, the second-level cache being logically shared by the plurality of processor cores. Each of the plurality of processor cores is capable of executing an instruction set of the ALPHA™ processing core. The scalable architecture of the chip-multiprocessing system is targeted at parallel commercial workloads.Type: ApplicationFiled: June 8, 2001Publication date: April 18, 2002Inventors: Luiz Andre Barroso, Kourosh Gharachorloo, Andreas Nowatzyk
-
Patent number: 6370635Abstract: A microprogrammable microprocessor that stores microprogramming instruction sets in a dual ROM configuration enhancing reusability of subroutine operations common between two or more instructions. A first ROM contains a look up table identifying the subroutine(s) utilized by each instruction. The second ROM contains the subroutines needed to implement the required operations for each instruction. The dual ROM microprogrammable microprocessor is used in a Universal Serial Bus microcontroller development system having a microprocessor, control circuit, and an interface to USB bus. The microprocessor system state and I/O registers are mapped to a system bus sharing the same lines with a control circuit. The control circuit provides an RS-232 interface to an attached computing device able to write and read data words to the system bus, thereby to control the microprocessor and associated hardware by setting the system state and writing/reading data from RAM.Type: GrantFiled: January 11, 2000Date of Patent: April 9, 2002Assignee: Cypress Semiconductor Corp.Inventor: Warren S. Snyder
-
Patent number: 6367000Abstract: The present invention is a method and apparatus for converting a first tag word into a second tag word which correspond to a set of registers. Adjacent bits in the first tag word are determined which correspond to different registers in the set of registers. The determined adjacent bits in the first tag word are extracted and deposited into corresponding adjacent bit positions in the second tag word.Type: GrantFiled: September 30, 1998Date of Patent: April 2, 2002Assignee: Intel CorporationInventors: Arif I. Khan, Elango Ganesan, Michael C. Kim
-
Patent number: 6353863Abstract: A low cost, a low power consumption and a small size are three very important factors for a mobile communication terminal. A great problem is posed by the conventional technique using a DSP and a CPU independent of each other which requires two external memory systems. Also, two peripheral units are required for data input and output of the DSP and CPU. As a result, an extraneous communication overhead occurs between the DSP and the CPU. The invention realizes a mobile communication terminal system by a DSP/CPU integrated chip comprising a DSP/CPU core (500) integrated as a single bus master, an integrated external bus interface (606) and an integrated peripheral circuit interface. The memory systems and the peripheral circuits of the DSP and the CPU can thus be integrated to realize a mobile communication terminal system low in cost and power consumption and small in size.Type: GrantFiled: December 1, 1998Date of Patent: March 5, 2002Assignee: Hitachi, Ltd.Inventors: Tetsuya Nakagawa, Yuji Hatano, Yasuhiro Sagesaka, Toru Baji, Koki Noguchi
-
Publication number: 20020026539Abstract: An integrated circuit architecture for multimedia processing. A single integrated circuit (IC) operates as a system or subsystem, and is adaptable to processing a variety of multimedia algorithms, whether proprietary or open. Hard macros, either analog or digital, can be incorporated. The IC can also contain audio/video CODECs to suit different standards, as well as other peripheral devices which may be required for multimedia applications. An electronic component (e.g., integrated circuit) incorporating the technique is suitably included in a system or subsystem having electrical functionality, such as general purpose computers, telecommunications devices, and the like.Type: ApplicationFiled: August 14, 2001Publication date: February 28, 2002Inventors: Kumaraguru Muthukumaraswamy, Michael D. Rostoker
-
Patent number: 6347344Abstract: An integrated multimedia system has a multimedia processor disposed in an integrated circuit. The system comprises a first host processor system which is coupled to the multimedia processor. A second local processor is disposed within the multimedia processor which controls the operation of the multimedia processor. A data transfer switch is disposed within the multimedia processor and coupled to the second processor which transfers data to various modules of the multimedia processor. A fixed function unit is disposed within the multimedia processor, coupled to the second processor and the data transfer switch and configured to perform three dimensional graphic operations. A data streamer is coupled to the data transfer switch, and configured to schedule simultaneous data transfers among a plurality of modules disposed within the multimedia processor in accordance with the corresponding channel allocations.Type: GrantFiled: October 14, 1998Date of Patent: February 12, 2002Assignees: Hitachi, Ltd., Equator Technologies, Inc.Inventors: David Baker, Christopher Basoglu, Benjamin Cutler, Richard Deeley, Gregorio Gervasio, Atsuo Kawaguchi, Keiji Kojima, Woobin Lee, Takeshi Miyazaki, Yatin Mundkur, Vinay Naik, Kiyokazu Nishioka, Toru Nojiri, John O'Donnell, Sarang Padalkar
-
Patent number: 6347294Abstract: A system and method in accordance with the present invention provides for an embedded CPU system which is upgradeable through the use of an external CPU which can be utilized therewith. In a first aspect, the embedded CPU system includes a CPU and a plurality of devices which are accessible by the CPU, via a device control register bus. The embedded CPU system includes logic coupled to the device control register bus for allowing access to the devices within the embedded CPU system by an external CPU. In a preferred embodiment the present invention provides a highly integrated set top box controller with a processor performance that services the low-end with the added advantage of additional performance with the EMCPU operating as an I/O assist processor to the EXCPU. When the EXCPU operates as the primary processor these two processors serve as a high end set top box controller.Type: GrantFiled: September 22, 1998Date of Patent: February 12, 2002Assignee: International Business Machines CorporationInventors: Alan Jay Booker, William Robert Lee, Neil David Miles
-
Publication number: 20020013891Abstract: The configurable hardware block is designed to read data stored in a memory according to its configuration, to process the read-out data arithmetically and/or logically and to write the data representing the result of the processing into the memory. The hardware block is capable of interacting with external hardware, thereby providing a flexible and universally applicable hardware block.Type: ApplicationFiled: March 23, 2001Publication date: January 31, 2002Inventors: Ralf Arnold, Helge Kleve, Christian Siemers
-
Patent number: 6339807Abstract: An arbitrator provided to a processor element requests the utilization of a bus sends a bus request signal and a bus request value according to a priority level of the processor element to the bus, determines the priority of utilizing the bus in accordance with utilizing situation of the bus and the priority level of the processor element. Since a common bus arbitrating circuit connected to the bus watches the bus and determines a processor element to utilize the bus according to the utilizing situation of the bus and the priority level of the processor elements requesting the utilization of the bus, the bus arbitration can be performed with high speed, and an increase of communication speed between the processor elements through a single bus can be realized.Type: GrantFiled: May 13, 1999Date of Patent: January 15, 2002Assignee: Sony CorporationInventor: Masahiro Yasue
-
Patent number: 6336179Abstract: A first counter sequentially counts a plurality of numbers from respective sources requesting transfer of data. Each of the numbers represents an amount of isochronous data to transfer over the bus from the respective ones of the sources during a frame on a bus. A count value in a second counter is selectably incremented when the first counter is counting, to provide a remaining count value indicative a remaining amount of data to transfer during the frame. The remaining count value in the second counter is decremented for each isochronous transfer on the bus after the remaining amount of data to transfer has been determined from all sources requesting transfer of isochronous data during the frame. A third counter tracks the time remaining in the frame and compares the remaining count value to the time remaining in the frame to determine a priority mode on the bus.Type: GrantFiled: August 21, 1998Date of Patent: January 1, 2002Assignee: Advanced Micro Devices, Inc.Inventor: Dale E. Gulick
-
Patent number: 6334194Abstract: A fault tolerant computer comprising plural operation controllers is provided, which can judge and separate a damaged element by using a double-redundant structure without using a triple or greater-redundant structure. The computer comprises two judgment sections corresponding to each operation controller in the double-redundant structure, and each judgment section compares an output from the operation controller connected to the present judgment section with an output from the operation controller connected to the other judgment section, wherein one judgment section receives a signal indicating a comparison result from the other judgment section, and collates this signal and a comparison result obtained in the present judgment section with reference to additional diagnosis information so as to judge whether the output from the operation controller connected to the present judgment section is correct.Type: GrantFiled: November 6, 1998Date of Patent: December 25, 2001Assignee: NEC CorporationInventor: Hiroki Hihara
-
Patent number: 6333928Abstract: The present invention has for its object a telecommunication server for enterprises or like structures.Type: GrantFiled: November 16, 1998Date of Patent: December 25, 2001Assignee: Societe Alsacienne et Lorraine de Telecommunications et d'Electronique Al, S.A.Inventors: Denis Schaal, Pierre Bohn
-
Publication number: 20010052062Abstract: The invention includes a dynamic storage device requiring periodic refresh and including logical operation circuitry within the refresh circuitry. The individual storage positions of the storage device are periodically read by a refresh amplifier, then a logical operation is performed on the refresh data before application to the write amplifier, allowing implementation of associative data base searching by cyclically executing data compare and other logical operations within the refresh circuitry. Graphics systems using such devices allow less-expensive, faster, graphics display using a scan-line rendering system.Type: ApplicationFiled: June 3, 1998Publication date: December 13, 2001Inventor: G. JACK LIPOVSKI
-
Patent number: 6321380Abstract: A “soft-patch” allows an instruction or group of instructions to be replaced with a pre-loaded instruction or group of instructions. When an Instruction Fetch Unit (IFU) fetches an instruction, the instruction is sent through a Compare and Mask (CAM) circuit which masks and compares, in parallel, the instruction with up to eight pre-defined masks and values. The masks and values are pre-loaded by a service processor to CAM circuits which are located in an Instruction Dispatch Unit (IDU) and the IFU in the central processor. An instruction that is deemed a match, is tagged by the IFU as a “soft-microcode” instruction. When the IDU receives the soft-microcode instruction for decoding, it detects the soft microcode marking and sends the marked instruction to a soft-microcode unit; a separate parallel pipeline in the IDU. The soft-microcode unit then sends the instruction through a CAM circuit which returns an index (or address) for RAM.Type: GrantFiled: June 29, 1999Date of Patent: November 20, 2001Assignee: International Business Machines CorporationInventors: John Edward Derrick, Lee Evan Eisen, Kevin Franklin Reick
-
Patent number: 6317820Abstract: This invention is a very long instruction word data processor including plural data registers, plural functional units and plural program counters and is selectively operable in either a first or second mode. In the first mode, the data processor executes a single instruction stream. In the second mode, the data processor executes two independent program instruction streams simultaneously. In the second mode the data processor may respond to two instruction streams accessing only corresponding halves of the data registers and function units. Alternatively, the data processor may respond to a first instruction stream including instructions referencing the whole data processor employing A side function units by alternatively dispatching (1) instructions referencing the A side data registers and the A side function units and (2) instructions referencing the B side data registers and the B side function units. In the first mode, the data processor fetches N bits of instructions each cycle.Type: GrantFiled: May 19, 1999Date of Patent: November 13, 2001Assignee: Texas Instruments IncorporatedInventors: Jonathan H. Shiell, David H. Bartley
-
Patent number: 6314508Abstract: A general purpose register stores a 16-bit fixed length instruction. A bypass circuit speedily outputs the result of a comparison instruction when the next conditional branch instruction is executed. An ALU performs a logic process and so forth. A high speed multiplying device/high speed dividing device performs an arithmetic operation at high speed. An address calculating portion calculates an address. An instruction decoder/pipeline controlling portion decodes an instruction and controls a pipeline. A dedicated control register is used as an interrupt stack pointer or the like. An interrupt controller performs a multiple interrupt process. A coprocessor bus is disposed independently from a data bus.Type: GrantFiled: February 20, 1998Date of Patent: November 6, 2001Assignee: Sony CorporationInventor: Masaru Goto
-
Patent number: 6311262Abstract: The apparatus has a multiplicity of control modules which are assigned to a multiplicity of processing modules for driving purposes. These separate control modules are driven by a superordinate controller and are synchronized by a common synchronization unit on the basis of, by way of example, handshake lines and semaphores. The effect achieved by such an apparatus is that the transmission bandwidth between an external instruction memory and the large-scale integrated system can be reduced, and the total power loss can be lowered by intermittently disconnecting processing modules which are currently not needed. Furthermore, such an architecture supports the separate development of control programs for the individual control modules.Type: GrantFiled: August 21, 2000Date of Patent: October 30, 2001Assignee: Infineon Technologies AGInventors: Ulrich Hachmann, Wolfgang Raab, Ulrich Ramacher
-
Publication number: 20010029590Abstract: A processor including a first execution core section clocked to perform execution operations at a first clock frequency, and a second execution core section clocked to perform execution operations at a second clock frequency which is different than the first clock frequency. The second execution core section runs faster and includes a data cache and critical ALU functions, while the first execution core section includes latency-tolerant functions such as instruction fetch and decode units and non-critical ALU functions. The processor may further include an I/O ring which may be still slower than the first execution core section. Optionally, the first execution core section may include a third execution core section whose clock rate is between that of the first and second execution core sections. Clock multipliers/dividers may be used between the various sections to derive their clocks from a single source, such as the I/O clock.Type: ApplicationFiled: February 2, 2001Publication date: October 11, 2001Applicant: Intel CorporationInventors: David J. Sager, Thomas D. Fletcher, Glenn J. Hinton, Michael D. Upton
-
Patent number: 6298431Abstract: An apparatus and method for improving processor performance during multithreaded processing based on the use of a banked shadowed register file for minimizing thread switch overhead.Type: GrantFiled: December 31, 1997Date of Patent: October 2, 2001Assignee: Intel CorporationInventor: Robert Steven Gottlieb
-
Patent number: 6298432Abstract: A one-chip microcomputer including a Reduced Instruction Set Computer (RISC) type processor and one or more coprocessors for performing processes independent from said RISC type processor. The RISC type processor is coupled to the coprocessors via a coprocessor bus and is provided with a bypass circuit which facilitates execution of conditional branch instructions.Type: GrantFiled: November 25, 1998Date of Patent: October 2, 2001Assignee: Sony CorporationInventor: Masaru Goto
-
Patent number: 6298410Abstract: An apparatus and method for controlling interrupts in a computer are disclosed, in which programmable software operates to control when data concerning the interrupt having highest priority is to be provided, and hardware logic operates to control how that data is provided. An interrupt vector register is included in the computer CPU. The interrupt vector register does not act like the typical register. It is not a physical register, and cannot be written to. A read to this register by the programmable software, triggers the hardware logic. Once triggered, this logic performs certain control tasks, the end result of which is returning to the programmable software, a vector corresponding to the interrupt having highest priority. The programmable software can implement various software policies, in addition to the hardware policy implemented by the hardware logic.Type: GrantFiled: December 31, 1997Date of Patent: October 2, 2001Assignee: Intel CorporationInventors: Muthurajan Jayakumar, Vijay Kumar Goru, Ravi Eakambaram
-
Patent number: 6295598Abstract: A split directory-based cache coherency technique utilizes a secondary directory in memory to implement a bit mask used to indicate when more than one processor cache in a multi-processor computer system contains the same line of memory which thereby reduces the searches required to perform the coherency operations and the overall size of the memory needed to support the coherency system. The technique includes the attachment of a “coherency tag” to a line of memory so that its status can be tracked without having to read each processor's cache to see if the line of memory is contained within that cache. In this manner, only relatively short cache coherency commands need be transmitted across the communication network (which may comprise a Sebring ring) instead of across the main data path bus thus freeing the main bus from being slowed down by cache coherency data transmissions while removing the bandwidth limitations inherent in other cache coherency techniques.Type: GrantFiled: June 30, 1998Date of Patent: September 25, 2001Assignee: SRC Computers, Inc.Inventors: Jonathan L. Bertoni, Lee A. Burton
-
Patent number: 6295599Abstract: The present invention provides a system and method for improving the performance of general purpose processors by expanding at least one source operand to a width greater than the width of either the general purpose register or the data path width. In addition, the present invention provides several classes of instructions which cannot be performed efficiently if the operands are limited to the width and accessible number of general purpose registers. The present invention provides operands which are substantially larger than the data path width of the processor by using a general purpose register to specify a memory address from which at least more than one, but typically several data path widths of data can be read. The present invention also provides for the efficient usage of a multiplier array that is fully used for high precision arithmetic, but is only partly used for other, lower precision operations.Type: GrantFiled: August 24, 1999Date of Patent: September 25, 2001Assignee: MicroUnity Systems EngineeringInventors: Craig Hansen, John Moussouris
-
Patent number: 6289435Abstract: A method and system for re-using special purpose registers as general purpose registers utilized a special variable type to indicate that a variable may safely be stored in a special purpose register. A loader program maintains the table indicating the availability of special purpose registers for variable storage and loads a variable of the special type to an available special purpose register.Type: GrantFiled: May 17, 1999Date of Patent: September 11, 2001Assignee: Creative Technology Ltd.Inventors: Eric W. Lange, Sam Dicker, Vince Vu, Steven Hoge
-
Patent number: 6289434Abstract: An apparatus and method processes data in series or in parallel. Each of the processors operating may perform arithmetic-type functions, logic functions and bit manipulation functions. The processors can operate under control of a stored program, which configures each processor before or during operation of the apparatus and method to perform a specific function or set of functions. The configuration of each processor allows each individual processor to optimize itself to perform the function or functions as directed by the stored program, while providing maximum flexibility of the apparatus to perform any function according to the needs of the stored program or other stored programs. Communication between processors is facilitated for example, via a memory under control of memory management. Communication between the processors and external devices is facilitated by the memory management and units capable of performing specialized or general interface functions.Type: GrantFiled: February 27, 1998Date of Patent: September 11, 2001Assignee: Cognigine CorporationInventor: Rupan Roy
-
Patent number: 6279063Abstract: A single-chip microcomputer comprising: a first bus having a central processing unit and a cache memory connected therewith; a second bus having a dynamic memory access control circuit and an external bus interface connected therewith; a break controller for connecting the first bus and the second bus selectively; a third bus having a peripheral module connected therewith and having a lower-speed bus cycle than the bus cycles of the first and second buses; and a bus state controller for effecting a data transfer and a synchronization between the second bus and the third bus. The single-chip microcomputer has the three divided internal buses to reduce the load capacity upon the signal transmission paths so that the signal transmission can be accomplished at a high speed. Moreover, the peripheral module required to have no operation speed is isolated so that the power dissipation can be reduced.Type: GrantFiled: December 10, 1999Date of Patent: August 21, 2001Assignee: Hitachi Ltd.Inventors: Shumpei Kawasaki, Yasushi Akao, Kouki Noguchi, Atsushi Hasegawa, Hiroshi Ohsuga, Keiichi Kurakazu, Kiyoshi Matsubara, Akio Hayakawa, Yoshitaka Ito
-
Patent number: 6272620Abstract: A microcomputer MCU adopting the general purpose register method is enabled to have a small program capacity or a high program memory using efficiency and a low system cost, while enjoying the advantage of simplification of the instruction decoding as in the RISC machine having a fixed length instruction format of the prior art, by adopting a fixed length instruction format having a power of 2 but a smaller bit number than that of the maximum data word length fed for instruction execution. And, the control of the coded division is executed by noting the code bits.Type: GrantFiled: April 4, 2000Date of Patent: August 7, 2001Assignees: Hitachi, Ltd., Hitachi VLSI Engineering Corp., Hitachi Microcomputer System, Ltd.Inventors: Shumpei Kawasaki, Eiji Sakakibara, Kaoru Fukada, Takanaga Yamazaki, Yasushi Akao, Shiro Baba, Toshimasa Kihara, Keiichi Kurakazu, Takashi Tsukamoto, Shigeki Masumura, Yasuhiro Tawara, Yugo Kashiwagi, Shuya Fujita, Katsuhiko Ishida, Noriko Sawa, Yoichi Asano, Hideaki Chaki, Tadahiko Sugawara, Masahiro Kainaga, Kouki Noguchi, Mitsuru Watabe
-
Patent number: 6266762Abstract: A general-use register set includes a plurality of registers in a central processing unit body. A register-bank memory has memory regions relevant to the plurality of registers and is connected to the central processing unit. An output signal of an address circuit included in the central processing unit is supplied to the register-bank memory. Alternatively, an output signal of a decoding circuit included in the central processing unit may be supplied to the register-bank memory. A signal for selecting either activation or deactivation of the register-bank memory is a signal which indicates a selection of the deactivation of the register-bank memory except in a case where data is written in the general-use register set and a case of a restoration operation after register bank switching.Type: GrantFiled: January 8, 1999Date of Patent: July 24, 2001Assignee: Ricoh Company, Ltd.Inventors: Hideyuki Aota, Keiichi Yoshioka
-
Patent number: 6263420Abstract: A digital signal processor particularly adapted for decoding digital audio. The barrel shifter of the processor includes logical circuitry, so that operations involving a combination of a logical operation and a shift, can be performed in a single pass through the combined barrel shifter/logical unit, rather than requiring separate passes through the barrel shifter and ALU, which would require more instruction cycles. The address generator of the processor, includes circuitry which concatenates the most significant bits of a base address of a table to the least significant bits of an index, to thereby rapidly generate addresses of indexed locations in a table.Type: GrantFiled: July 14, 1998Date of Patent: July 17, 2001Assignees: Sony Corporation, Sony Electronics Inc.Inventors: Yew-Koon Tan, Agee Ozeki, Tetsuya Fukushima
-
Patent number: 6260087Abstract: An Application Specific Integrated Circuit (“ASIC”) (10, 30 and 40), which includes at least one hardware, non-programmable functional block (12, 14, 16, 18, 22, 32, 44, 46 and 48), also includes a programmable logic block (“PLB”) (26). The PLB (26) is electrically programmable for performing at least one function that complements a function performed using the hardware, non-programmable functional block (12, 14, 16, 18, 22, 32, 44, 46 and 48). The presence of the PLB (26) in the ASIC providing system builders with an opportunity to readily differentiate products within their respective product lines by adding particular functions to the ASIC, and to also functionally differentiate among various products offered by competing system builders.Type: GrantFiled: March 3, 1999Date of Patent: July 10, 2001Inventor: Web Chang
-
Patent number: 6256745Abstract: A processor including a first execution core section clocked to perform execution operations at a first clock frequency, and a second execution core section clocked to perform execution operations at a second clock frequency which is different than the first clock frequency. The second execution core section runs faster and includes a data cache and critical ALU functions, while the first execution core section includes latency-tolerant functions such as instruction fetch and decode units and non-critical ALU functions. The processor may further include an I/O ring which may be still slower than the first execution core section optionally, the first execution core section may include a third execution core section whose clock rate is between that of the first and second execution core sections. Clock multipliers/dividers may be used between the various sections to derive their clocks from a single source, such as the I/O clock.Type: GrantFiled: March 16, 2000Date of Patent: July 3, 2001Assignee: Intel CorporationInventors: David J. Sager, Thomas D. Fletcher, Glenn J. Hinton, Michael D. Upton
-
Patent number: 6253305Abstract: A microprocessor is provided for supporting reduction of codes in size, wherein instructions are extended in units of 0.5 word from a basic one word code. A word of instruction, fetched from an external memory, is transferred to a decoding register via instruction buffers and a selector both operate in units of half words, then is decoded by a decoder. A storage unit stores a state of an instruction stored in an instruction buffer. A controlling unit controls the selector so that the instructions are transferred from instruction buffers to the decoding register in units of half words based on a direction from the decoder and the states stored in the storage unit.Type: GrantFiled: January 7, 1999Date of Patent: June 26, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Toshimichi Matsuzaki, Masashi Deguchi, Toshifumi Hamaguchi, Yutaka Tanase, Masahiko Matsumoto
-
Patent number: 6247121Abstract: In one embodiment, a processor includes thread management logic including a thread predictor having state machines to indicate whether thread creation opportunities should be taken or not taken. The processor includes a predictor training mechanism to receive retired instructions and to identify potential threads from the retired instructions and to determine whether a potential thread of interest meets a test of thread goodness, and if the test is met, one of the state machines that is associated with the potential thread of interest is updated in a take direction, and if the test is not met, the state machine is updated in a not take direction. The thread management logic may control creation of an actual thread and may further include reset logic to control whether the actual thread is reset and wherein if the actual thread is reset, one of the state machines associated with the actual thread is updated in a not take direction.Type: GrantFiled: September 21, 1998Date of Patent: June 12, 2001Assignee: Intel CorporationInventors: Haitham Akkary, Quinn A. Jacobson
-
Patent number: 6243800Abstract: The invention relates to computer science, in particular, to a computer system comprising a processor, an input-output switch, an instruction loading switch, instruction memory, and a data access unit which uses the dataflow principle of computation. Performance is increased by decreasing the volume of associative memory by means of the introduction of the use of a fragment routine processor to process segments of the program which are better processed by von Neumann principles of computation.Type: GrantFiled: August 5, 1998Date of Patent: June 5, 2001Inventors: Vsevolod Sergeevich Burtsev, Igor K. Khailov, Eduard V. Sizko, Vladimir K. Erschov, Lev A. Koslov, Vladimir P. Torchigin, Vjachoslav B. Fyodorov, Julia N. Nikolskaja, Larisa G. Tarasenko
-
Patent number: 6237078Abstract: A method for determining the default operating mode of a code segment by determining whether an instruction modifies bits in both the upper-order and lower-order halves of a register. A register is set to a known value and an instruction which operates on the register is subsequently executed. After execution of the instruction, it is determined whether the high-order bits of the register have been modified by the instruction. If the instruction modifies the high-order bits of the register, a first default mode is indicated and, if the instruction does not modify the high-order bits of the register, a second default mode is indicated.Type: GrantFiled: August 21, 1998Date of Patent: May 22, 2001Assignee: Advanced Micro Devices, Inc.Inventor: Christopher Gray
-
Patent number: 6233643Abstract: A pair of communications adapters each include a number of digital signal processors and network interface circuits for the attachment of a multi-channel telephone line. A bus connecting the communications adapters can carry data between a network line attached to one of the adapters and the digital signal processors of the other adapter. The digital signal processors on each card are connected to a host, or controller, processor. Each digital signal processor interrupts its host processor by transmitting an interrupt control block as data to a data memory of the host processor, and by subsequently sending an interrupt causing the host processor to examine the data memory. Preferably, the interrupt control block includes data representing a number of requested interrupts.Type: GrantFiled: June 23, 1999Date of Patent: May 15, 2001Assignee: International Business Machines CorporationInventors: Lawrence P. Andrews, Richard Clyde Beckman, Robert Chih-Tsin Eng, Judith Marie Linger, Joseph C. Petty, Jr., John Claude Sinibaldi, Gary L. Turbeville, Kevin Bradley Williams
-
Patent number: 6230223Abstract: A multiple use core logic chipset is provided in a computer system that may be configured either as a bridge between an accelerated graphics port (“AGP”) bus and host and memory buses, or as a second memory interface. The function of the multiple use chipset is determined at the time of manufacture of the computer system, or in the field whether an AGP bus bridge or a second memory interface is to be implemented. Selection of the type of bus bridge (AGP or second memory interface) in the multiple use core logic chipset may be implemented by a hardware signal input, or by software during computer system configuration or power on self test (“POST”). Software configuration may also be determined upon detection of either an AGP device or a second memory connected to the core logic chipset.Type: GrantFiled: June 1, 1998Date of Patent: May 8, 2001Assignee: Compaq Computer CorporationInventor: Sompong P. Olarig
-
Patent number: 6230255Abstract: The communications processor of the present invention comprises, in a single integrated circuit chip, the combination of a central processing unit (CPU) having an execution unit with an arithmetic logic unit and accumulators, a program counter, memory, a clock generator, a timer, a bus interface, chip select outputs, and an interrupt processor; a digital signal processor (DSP) having an instruction set to carry out a digital signal processing algorithm, an execution unit for carrying out multiply and accumulate operations and an external interface; an address bus connected between the CPU and the DSP; a data bus connected between the CPU and the DSP; and a static scheduler for statically scheduling execution of the signal processing algorithm between the digital signal processor and the CPU.Type: GrantFiled: July 6, 1990Date of Patent: May 8, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Safdar M. Asghar, John G. Bartkowiak
-
Patent number: 6223275Abstract: A 32-bit RISC processor is disclosed. The bit length of the instruction set is fixed to 16 bits. SLIL and SLIH instructions that cause the address space of 4 Gbytes to be limited to upper 2 Mbytes and that execute a long type register branch instruction are provided. Thus, a register branch instruction can be executed with three instructions rather than five instructions unlike with a related art reference.Type: GrantFiled: June 12, 1998Date of Patent: April 24, 2001Assignee: Sony CorporationInventors: Masaru Goto, Hiroaki Miyachi, Yukihiro Sakamoto
-
Patent number: 6216234Abstract: A processor including a first execution core section clocked to perform execution operations at a first clock frequency, and a second execution core section clocked to perform execution operations at a second clock frequency which is different than the first clock frequency. The second execution core section runs faster and includes a data cache and critical ALU functions, while the first execution core section includes latency-tolerant functions such as instruction fetch and decode units and non-critical ALU functions. The processor may further include an I/O ring which may be still slower than the first execution core section. Optionally, the first execution core section may include a third execution core section whose clock rate is between that of the first and second execution core sections. Clock multipliers/dividers may be used between the various sections to derive their clocks from a single source, such as the I/O clock.Type: GrantFiled: June 5, 1998Date of Patent: April 10, 2001Assignee: Intel CorporationInventors: David J. Sager, Thomas D. Fletcher, Glenn J. Hinton, Michael D. Upton
-
Patent number: 6212620Abstract: A single-chip microcomputer comprising: a first bus having a central processing unit and a cache memory connected therewith; a second bus having a dynamic memory access control circuit and an external bus interface connected therewith; a break controller for connecting the first bus and the second bus selectively; a third bus having a peripheral module connected therewith and having a lower-speed bus cycle than the bus cycles of the first and second buses; and a bus state controller for effecting a data transfer and a synchronization between the second bus and the third bus. The single-chip microcomputer has the three divided internal buses to reduce the load capacity upon the signal transmission paths so that the signal transmission can be accomplished at a high speed. Moreover, the peripheral module required to have no operation speed is isolated so that the power dissipation can be reduced.Type: GrantFiled: November 13, 1998Date of Patent: April 3, 2001Assignee: Hitachi, Ltd.Inventors: Shumpei Kawasaki, Yasushi Akao, Kouki Noguchi, Atsushi Hasegawa, Hiroshi Ohsuga, Keiichi Kurakazu, Kiyoshi Matsubara, Akio Hayakawa, Yoshitaka Ito
-
Patent number: 6205534Abstract: In a data processing apparatus, a decoding unit decodes instructions. A calculator operates N-bit data in accordance with the decoded results. A flag storage unit stores a plurality of flag groups which are changed in correspondence to data having different widths, based on the operated results. Selectors select a predetermined flag group in accordance with the direction of a conditional branch instruction. A branch judging unit judges whether a branch is taken or not by referring to the selected flag group.Type: GrantFiled: September 22, 1999Date of Patent: March 20, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hiroshi Kamiyama, Masato Suzuki, Shinya Miyaji
-
Patent number: 6192460Abstract: Disclosed is a method and apparatus for accessing data in a computer system after a failed data operation in which I/O process state information is unknown. The failed data operation may cause data inconsistency among multiple devices associated with a shadow set for storing data. The disclosed system includes techniques for allowing continued data accesses while simultaneously re-establishing data consistency among members of the shadow set.Type: GrantFiled: December 16, 1997Date of Patent: February 20, 2001Assignee: Compaq Computer CorporationInventors: William Lyle Goleman, Scott Howard Davis, David William Thiel
-
Patent number: 6189084Abstract: A method of debugging and a method of monitoring an analysis instrument are provided. A microcomputer of the analysis instrument is provided with a debugging personal computer connected thereto via remote communication means. The analysis instrument has detecting means for checking operation status installed therein. An operator debugs contents stored in the analysis instrument via the communication means after checking as to whether trouble exists in each device according to testing information provided by the detecting means.Type: GrantFiled: July 6, 1998Date of Patent: February 13, 2001Assignee: Horiba, Ltd.Inventor: Hiroshi Kurisu
-
Patent number: 6185670Abstract: A method and apparatus for reducing the number of opcodes required in a computer architecture using an operation class code and an operation selector code. A processor contains a fetch unit which fetches instructions to be executed by the processor. An instruction may conform to an instruction format which includes a number of fields that specify an operation class code, an operation selector code, and one or more operands. The processor also contains a decoder which uses the operation class code to generate a single execution flow that is capable of executing a class of similar operations. The single execution flow, in the form of execution control information, is sent to an execution unit along with the associated operands. The operation selector code is also passed to the execution unit. The execution unit performs the specific operation identified by the operation selector code and execution control information.Type: GrantFiled: October 12, 1998Date of Patent: February 6, 2001Assignee: Intel CorporationInventors: Thomas R. Huff, Shreekant S. Thakkar, Roger A. Golliver
-
Patent number: H1970Abstract: A variable function calculator utilizes a fixed program memory array such as a programmed read only memory in which a number of programs are stored depending upon the desired functions of the calculator. The calculator also includes a program counter, an instruction register, control decoders, jump-condition circuits, a clock generator, a timing generator, digit and FLAG mask decoders, key input logic, a register and FLAG data storage array, a decimal and FLAG arithmetic logic unit, an output decoder, and a digit scanner which scans both the keyboard and display outputs. Aside from providing basic desk top calculator functions, the read only memory may be programmed so that the system provides metering functions, arithmetic teaching functions, control functions, etc.. A preferred embodiment of the invention is capable of being fabricated as a monolithic integrated semiconductor system utilizing contemporary metal-insulator-semiconductor techniques.Type: GrantFiled: February 1, 1990Date of Patent: June 5, 2001Assignee: Texas Instruments IncorporatedInventors: Gary W. Boone, Michael J. Cochran