Additional Processor For In-system Fault Locating (e.g., Distributed Diagnosis Program) Patents (Class 714/31)
-
Patent number: 7979745Abstract: An on-chip debug emulator is capable of connecting to the target device and the host device for remotely debugging the program in the target device. The on-chip debug emulator contains a debug communication control unit. This debug communication control unit contains a plurality of serial communication circuits, the plurality of serial communication circuits are commonly provided with a clock signal. The debug communication control unit controls communications with the target device based on commands output from the host device. Each of The plurality of serial communication circuits contains a data buffer and serially transmits data stored in the data buffer to and from the target device while synchronized with the clock signal. Namely, the plurality of serial communication circuits communicate in parallel while operating synchronized with the same clock. The on-chip debug emulator can in this way be made utilizing a low-cost microcomputer not containing any parallel communication circuits.Type: GrantFiled: March 13, 2008Date of Patent: July 12, 2011Assignee: Renesas Electronics CorporationInventor: Takahiro Moroda
-
Patent number: 7975193Abstract: Described embodiments provide for end-of-life (EOL) checking for NAND flash devices. An exemplary implementation of a computing environment comprises at least one NAND data storage device operative to store one or more data elements. In the illustrative implementation, the EOL data processing and storage management paradigm allows for the storage of data according using a selected EOL enforcement algorithm that can utilize current and/or historical correction levels. The NAND data storage EOL checking module can be operable to cooperate with one or more NAND data store components to execute one or more selected EOL operations to protect stored data.Type: GrantFiled: June 1, 2009Date of Patent: July 5, 2011Assignee: LSI CorporationInventor: Joshua Johnson
-
Publication number: 20110145629Abstract: The present invention provides a control system which is used for a stacked battery of a plurality of battery packs. Each battery pack has a plurality of battery cells coupled in series. The control system is capable of reconfiguring communication among the battery packs in the stacked battery, and comprises a plurality of processors, a plurality of controllers, and a monitoring unit. The processors are coupled to the battery packs. Two adjacent processors among the processors are able to communicate with each other though a first bus. The controllers are coupled to the battery packs. Two adjacent controllers among the controllers are able to communicate with each other through a second bus. The processors are capable of communicating with the controllers through a third bus. The monitoring unit is used for monitoring communications among the plurality of processors and communications among the plurality of controllers.Type: ApplicationFiled: August 31, 2010Publication date: June 16, 2011Applicant: O2MICRO, INC.Inventors: Guoxing Li, Xiaojun Zeng, Anquan Xiao, Xiaohua Hou
-
Patent number: 7958396Abstract: Systems and methods are provided for securing a multicore computer chip with a watchdog processor. In a system with a watchdog process and any number of other processors and components, the watchdog processor monitors bus communications between the second processor and at least one third component. The watchdog processor may be further independently coupled to at least one of the other components so that it can monitor internal operations of such component, thereby acquiring detailed information about the specific operations of at least one component in the system. The watchdog processor can enforce an interaction policy on bus communications between components, as well as enforce an independent security policy on the monitored components.Type: GrantFiled: May 19, 2006Date of Patent: June 7, 2011Assignee: Microsoft CorporationInventors: Behrooz Chitsaz, Darko Kirovski
-
Patent number: 7954007Abstract: The present invention is directed to the detection of faulty CPU heat sink coupling during system power-up. A method in accordance with an embodiment of the present invention includes: monitoring a slope of a CPU temperature rise from initial system power-up; determining if the slope of the CPU temperature rise exceeds an expected value; and in the case that the slope of the CPU temperature rise exceeds the expected value, indicating an existence of a possible fault (PFA) related to a heat sink coupled to the CPU.Type: GrantFiled: October 23, 2006Date of Patent: May 31, 2011Assignee: International Business Machines CorporationInventors: Henry G. McMillan, Christopher C. Moody, Challis L. Purrington, Terry L. Sawyers, Michael L. Scollard, Richard P. Southers, Troy S. Voytko, Christopher C. West, Christopher L. Wood
-
Patent number: 7944234Abstract: Apparatus, systems, and methods disclosed herein may cause an event trigger state machine associated with a programmable on-chip logic analyzer (POCLA) to transition to a programmable state at a programmable number of occurrences of a programmable set of events associated with a first subset of signals on a first subset of input signal paths. States associated with a second subset of signals on a second subset of input signal paths may be stored at a time relative to a transition to the programmable state if a set of storage criteria have been met. Additional embodiments are disclosed and claimed.Type: GrantFiled: March 19, 2008Date of Patent: May 17, 2011Assignee: Micron Technology, Inc.Inventors: Kirsten S. Lunzer, Jeffrey J. Rooney
-
Patent number: 7941706Abstract: A method and apparatus are provided to support autonomic computing for system configuration. Common base events (CBEs) are generated and, based upon system configuration, are employed to monitor system resources and to resolve system configuration conflicts prior to an error. A symptom database stores a set of rules for the configuration information. The configurations CBEs for the system configuration are compared with the symptom rules, and any discrepancies between the two elements are communicated to a user prior to an occurrence of an error in the system. Accordingly, an autonomic computer system is provided to support system configuration data.Type: GrantFiled: October 29, 2007Date of Patent: May 10, 2011Assignee: International Business Machines CorporationInventors: Hironori Yuasa, Toshimichi Arima, Tomoko Murayama
-
Publication number: 20110083042Abstract: A testing method for testing a touch control device is disclosed. In a controller of the touch control device, a processor executes an operating firmware to realize a touch control function. The testing method includes a host testing device outputting a test requirement command to the controller, the controller outputting data corresponding to an operating stage selected from a plurality of operating stages of executing the operating firmware to the host testing device according to the test requirement command, and the host testing device determining an operating status of the touch device according to data provided by the touch control device.Type: ApplicationFiled: January 29, 2010Publication date: April 7, 2011Inventors: Hui-Hung Chang, Meng-Hsiu Wu, Hsieh-Yi Wu
-
Patent number: 7913142Abstract: A method for testing at least two arithmetic units installed in a control unit includes: loading of first test data for testing a first arithmetic unit; saving the loaded first test data in a second memory unit of a second arithmetic unit; switching the first arithmetic unit to a test mode, in which a first scan chain of the first arithmetic unit is accessible; reading the first test data from the second memory unit; shifting the first test data which have been read through the first scan chain of the first arithmetic unit switched to the test mode for providing test result data for the first arithmetic unit; checking the provided test result data for plausibility for providing a test result for the first arithmetic unit.Type: GrantFiled: February 26, 2007Date of Patent: March 22, 2011Assignee: Robert Bosch GmbHInventor: Axel Aue
-
Publication number: 20110055632Abstract: Results of field testing of portions of a distributed system such as a Broadband Communications System from a testing device to a controller which downloads programmed test protocols and sequences thereof to the separate testing device over a wired or wireless link and thereafter can be used to control the testing device as well as display test results and provide analysis of the test results and suggest procedures to technical personnel. The controller then can transmit the test data to a central facility or distribution hub in substantially real-time together with work performance data where full technical analysis can be performed. The test data and results of analysis can then be distributed as desired such as to a management analysis facility to support improvement of efficiency of the system and the operation thereof.Type: ApplicationFiled: August 31, 2009Publication date: March 3, 2011Inventor: Dennis A. Zimmerman
-
Patent number: 7886206Abstract: A semiconductor memory test device and method thereof are provided. The example semiconductor memory test device may include a fail memory configured to store at least one test result of a memory under test, a mode selecting unit configured to output a selection signal for selecting a memory address protocol of the fail memory based upon which one of a plurality of test modes is active in the memory under test and an address arranging unit configured to arrange address signals to conform with the selected memory address protocol in response to the selection signal received from the mode selecting unit.Type: GrantFiled: March 31, 2009Date of Patent: February 8, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Je-Young Park, Ki-Sang Kang
-
Publication number: 20110029814Abstract: A test system and a test method thereof. The test system includes an electronic device and a test device. The electronic device includes a plurality of output interfaces and provides a corresponding test signal via the output interfaces according to a group of operation commands. The test device includes a transforming unit, a multiplexer unit, a processor unit and a plurality of test interfaces which are respectively coupled to the output interfaces. The transforming unit transforms the test signals received via the test interfaces. The multiplexer unit selects the transformed test signals. The processor unit controls the multiplexer unit to select one of the transformed test signals, and determines whether the transformed test signal being selected conforms a predetermine condition for generating a test result signal. The processor unit controls the communication unit to transmit the test result signal to the electronic device according to the test result signal.Type: ApplicationFiled: January 8, 2010Publication date: February 3, 2011Applicant: Quanta Computer Inc.Inventor: Chun-Chen CHEN
-
Patent number: 7882395Abstract: A debug device of embedded systems is provided. The embedded system includes an embedded processor for reading a bootloader from a flash memory through a data flash interface. The debug device includes a memory transmission interface, a dada storage module, a data control module and a display module. The memory transmission interface is configured to couple the data flash interface for receiving data to the data storage module. The data control module determines whether the data stored in the data storage module is data from a data bus or from the data flash interface according to whether a data control signal of the data flash interface has been triggered. The display module displays the data of the data storage module.Type: GrantFiled: February 26, 2008Date of Patent: February 1, 2011Assignee: Universal Scientific Industrial Co., Ltd.Inventor: Po-Chun Hsu
-
Patent number: 7882406Abstract: An apparatus comprising a processor and an internal memory. The processor may be configured to test an external memory using (i) a netlist and (ii) a testing program. The internal memory may be configured to store the testing program. The testing program may be downloadable to the internal memory independently from the storing of the netlist.Type: GrantFiled: May 9, 2008Date of Patent: February 1, 2011Assignee: LSI CorporationInventors: Alexander E. Andreev, Anatoli A. Bolotov
-
Patent number: 7877637Abstract: A monitoring side core has an input protection part including an access checking part and an address information storage part. Address information of a count RAM area and an access prohibiting mode to the address are stored in the address information storage part in advance by CPU. The access checking part determines whether an address to be accessed through a first communication path by a monitored side core and an access mode are coincident with the stored address and the stored access prohibiting mode. When the coincidence is determined, the access of the monitored side core to the count RAM area of the monitoring side core is prohibited.Type: GrantFiled: July 1, 2008Date of Patent: January 25, 2011Assignee: Denso CorporationInventors: Kenji Shibata, Hiroyuki Ihara
-
Patent number: 7877644Abstract: A complex user-facing computer application often has run-time dependencies on other computer applications. The other computer applications may, in turn, have run-time dependencies on still other applications. A supporting application might run on multiple hosts and a particular host might be chosen by a higher-level application in order to meet requirements such load balancing or reliability. In order to facilitate intelligent choices by higher-level applications in the system, each server in the system is responsible for generating a performance capability or health score that reflects the health of local components and the health of all servers on which the given server has a direct run-time dependency. A particular server's generated health score is advertised to any other server that has a direct run-time dependency on the particular server. Decisions about which of alternative lower-level servers to use in a servicing a client request are made using a routing or hop-at-a-time approach.Type: GrantFiled: April 19, 2007Date of Patent: January 25, 2011Assignee: International Business Machines CorporationInventor: Harley Andrew Stenzel
-
Patent number: 7877636Abstract: Methods and systems are provided for detecting temporal relationships that are uniquely associated with a selected root cause. The method comprises identifying error codes associated with a root cause, wherein each error code comprises a plurality of event indicators and temporal data describing when the event indicator was generated, analyzing each of the error codes to detect a combination of event indicators that is associated with error codes corresponding to the selected root cause and to a non-selected root cause, and detecting a temporal relationship involving the combination of event indicators, wherein the temporal relationship is uniquely associated with error codes corresponding to the selected root cause.Type: GrantFiled: August 28, 2008Date of Patent: January 25, 2011Assignee: Honeywell International Inc.Inventors: Kyusung Kim, Robert C. McCroskey, Paul Frederick Dietrich
-
Patent number: 7870429Abstract: For a control apparatus to be boundary scan testable even when running, including processor cores in an operator to be capable of self-repairing a troubling part, an operator (2) has processor cores (2a, 2b) connected to a boundary scan bus (12), and adapted to mutually diagnose opponent processor cores for troubles, by boundary scan testing each other in a time-dividing manner.Type: GrantFiled: June 18, 2008Date of Patent: January 11, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Nakatani, Yoshito Sameda, Akira Sawada, Jun Takehara, Kouichi Takene, Hiroyuki Nishikawa
-
Patent number: 7870434Abstract: A method uses an integrated circuit having a debug status register. The integrated circuit is for being debugged by a hardware debugger external to the integrated circuit and has a processing unit for executing debug software. The debug status register is coupled to the processing unit and is for being coupled to the hardware debugger. The method includes updating the debug status register with hardware status flags arising from running the hardware debugger and software status flags arising from running the debug software. The method further includes masking locations in the debug status register where the hardware status flags are located from being read by the debug software while allowing the hardware status flags and the software status flags to be read by the hardware debugger. This is particularly useful in using the hardware debugger in debugging the debug software.Type: GrantFiled: February 29, 2008Date of Patent: January 11, 2011Assignee: Freescale Semiconductor, Inc.Inventors: William C. Moyer, Alistair P. Robertson, Jimmy Gumulja
-
Patent number: 7870430Abstract: A method includes providing an integrated circuit having a plurality of debug resources. The debug resources are usable exclusively for debug operations. The debug operations include operations directed by debug software executed by the integrated circuit and operations directed by external debug hardware which is external to the integrated circuit. The method further includes enabling availability of a first portion of the debug resources for use by the debug software, where a second portion of the debug resources are committed for exclusive use by the external debug hardware. The first portion is exclusive of the second portion. The method includes performing operations directed by the debug software using at least one debug resource of the first portion of the debug resources and operations directed by the external debug hardware using at least one debug resource of the second portion of the debug resources.Type: GrantFiled: February 29, 2008Date of Patent: January 11, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Alistair P. Robertson, William C. Moyer, Ray C. Marshall
-
Patent number: 7865789Abstract: A system and method for verifying system-on-chip interconnect includes a first linear feedback shift register coupled to an output interface of a first system-on-chip component, a second linear feedback shift register instantiated in a second system-on-chip component, and a comparator coupled to the second linear feedback shift register and the input interface of the second system-on-chip. Another method for verifying includes generating a pseudo-random number sequence with the first linear feedback shift register and the second linear feedback shift register using an identical first initial state, and comparing an output of the first linear feedback shift register with an output of the second linear feedback shift register and reporting a miss-compare.Type: GrantFiled: June 28, 2007Date of Patent: January 4, 2011Assignee: International Business Machines CorporationInventors: Serafino Bueti, Adam Courchesne, Kenneth J. Goodnow, Gregory J. Mann, Jason M. Norman, Stanley B. Stanski, Scott T. Vento
-
Patent number: 7865774Abstract: In particular embodiments, a monitoring processor may receive an interrupt from status monitoring logic associated with a monitored processor that has experienced an error. Interrupt logic at the monitoring processor may interrupt the monitored processor to initiate a standby mode of operation in the monitored processor. Core dump logic at the monitoring processor may retrieve a core dump from a memory associated with the monitored processor via a communication channel connecting the monitoring processor to the monitored processor or to the memory. Other embodiments are disclosed and claimed.Type: GrantFiled: September 19, 2007Date of Patent: January 4, 2011Assignee: Cisco Technology, Inc.Inventors: Farhad Sunavala, Kevin Franklin Clayton, Bhaskar Bhupalam, Jorge Manuel Gonzalez
-
Patent number: 7849362Abstract: A method and system comprises creating a test case that is dependent upon known sequences and executing the test case on an originating processor until it reaches a known point. The method further includes executing the test case on a different processor to perform an action and informing the originating processor that the action was taken. The action is verified as being occurred with the originating processor.Type: GrantFiled: December 9, 2005Date of Patent: December 7, 2010Assignee: International Business Machines CorporationInventors: Robert J. Devins, David W. Milton, Pascal A. Nsame
-
Patent number: 7849387Abstract: In one embodiment, a quantum detector is provided to detect a vulnerability measure for a processor based on a processor metrics each associated with operation of a processor structure during a quantum, along with a controller to control an error mitigation unit based on the vulnerability measure. Other embodiments are described and claimed.Type: GrantFiled: April 23, 2008Date of Patent: December 7, 2010Assignee: Intel CorporationInventors: Arijit Biswas, Niranjan Soundararajan, Shubhendu Mukherjee
-
Patent number: 7844873Abstract: A fault location estimation system includes single-fault-assumed diagnostic unit nodes; error-observation node basis candidate classification unit; inclusion fault candidate group selection unit; inter-pattern overlapping unit; and multiple-fault simulation checking unit.Type: GrantFiled: October 4, 2007Date of Patent: November 30, 2010Assignee: NEC Electronics CorporationInventor: Yukihisa Funatsu
-
Patent number: 7840853Abstract: It is possible to suppress a CPU showing signs of unstable operation before the OS starts. A micro program acquires error CPU information (which cannot be recognized directly by the micro program) from the service processor immediately before the termination of the micro program and making a request for suppression of the CPU showing signs of unstable operation according to the acquired error CPU information. The service processor suppresses the CPU showing signs of unstable operation before the OS starts.Type: GrantFiled: September 18, 2007Date of Patent: November 23, 2010Assignee: Fujitsu LimitedInventors: Hidenori Higashi, Akihiro Yamazaki
-
Patent number: 7836347Abstract: A diagnostic and service logic program for a programmable logic controller (PLC) is provided in parallel with the main machine logic program. The diagnostic and service logic program has the same functionality as the main machine logic program, but can be modified and operated independently of the main machine logic program for testing and debugging a faulty main machine logic program. The PLC can be switched between programs for testing and debugging.Type: GrantFiled: October 17, 2007Date of Patent: November 16, 2010Assignee: GE Intelligent Platforms Inc.Inventors: Daniel H. Miller, Ferrell Mercer, Judy Popelas
-
Patent number: 7827017Abstract: A system and method for performing circuit simulation is described. The present approach provides methods and systems that create reusable and independent measurements for use with circuit simulators. Also disclosed are parallelizable measurements having looping constructs that can be run without interference between parallel iterations. Reusability is enhanced by having parameterized measurements. Revisions and history of the operating parameters of circuit designs subject to simulation are tracked. Mechanisms are provided that allow for viewing, measurement or other manipulation of signals at specific locations in a circuit design for simulation, such as parameters that include observation points which are implemented using probes. One approach to executing a measurement is via a controllable and flexible control statement, which in one embodiment is the “run” statement. Improved interfaces for viewing, controlling, and manipulating simulations and simulation results are also provided.Type: GrantFiled: December 17, 2003Date of Patent: November 2, 2010Assignee: Cadence Design Systems, Inc.Inventor: Kenneth S. Kundert
-
Patent number: 7823017Abstract: Disclosed is a design structure for an apparatus for a task based debugger (transaction-event-job-trigger). More specifically, an integrated event monitor for a SOC comprises functional cores each having a functional debug logic element. The cores are connected to an interconnect structure that links the functional debug logic elements. Each functional debug logic element is specifically dedicated to a function of its corresponding core, wherein the functional debug logic elements generate a table of function-specific system events. The system events are function-specific with respect to an associated core, wherein the system events include transaction events, controller events, processor events, interconnect structure arbiter events, interconnect interface core events, high speed serial link core events, and/or codec events.Type: GrantFiled: March 19, 2008Date of Patent: October 26, 2010Assignee: International Business Machines CorporationInventors: Serafino Bueti, Kenneth J. Goodnow, Todd E. Leonard, Gregory J. Mann, Charles S. Woodruff
-
Patent number: 7823133Abstract: The present invention is a smart card device that can be debugged and software developed using at least one interrupt endpoint without adding an additional port. At least one memory stores a debug monitor program and instructions for completing smart card transactions. An interface is defined by a plurality of communication pipes and respective endpoints, including at least one interrupt endpoint. A microprocessor is operatively connected to the interface and memory and configures the interrupt endpoint as a debug port for debugging and software development using the debug monitor program.Type: GrantFiled: April 23, 2003Date of Patent: October 26, 2010Assignee: STMicroelectronics, Inc.Inventors: David Tamagno, Jerome Tournemille
-
Patent number: 7822995Abstract: An electronic system comprises a processor, a diagnostic port, and a switching circuit, including a switch connected between the diagnostic port and the processor, for enabling and disabling the diagnostic port and for restricting access to contents of the electronic system prior to enabling the diagnostic port. A method for operating the electronic system is also included.Type: GrantFiled: March 3, 2005Date of Patent: October 26, 2010Assignee: Seagate Technology LLCInventors: Laszlo Hars, Donald Rozinak Beaver
-
Publication number: 20100268988Abstract: A processor and memory system includes memory, a table of exceptions, and a processor. The memory includes a plurality of memory blocks. The table of exceptions identifies at least one of the plurality of memory blocks that includes an expected error. The processor diagnoses a security fault based on data stored in at least one of the plurality of memory blocks and the table of exceptions.Type: ApplicationFiled: April 15, 2009Publication date: October 21, 2010Applicant: GM GLOBAL TECHNOLOGY OPERATIONS, INC.Inventors: James T. Kurnik, Ronald J. Gaynier
-
Patent number: 7818619Abstract: A test system includes a debugging system and a system under test (SUT). The debugging system includes a debugging processor that couples to an SUT processor in the SUT via a memory mapping interface bus therebetween. In one embodiment, the debugging processor operates as a master to conduct test operations on the SUT via the memory mapping interface bus. The debugging processor and the SUT processor operate together in a cluster mode to provide non-invasive debugging of the (SUT) while the SUT executes application software in a real time environment.Type: GrantFiled: August 30, 2007Date of Patent: October 19, 2010Assignee: International Business Machines CorporationInventor: Steven Joseph Smolski
-
Patent number: 7818612Abstract: An apparatus and system are disclosed for performing a storage device maintenance operation. A management module receives a command through an interconnection module configured as a non-blocking switch. The management module performs a maintenance operation on a storage device through the interconnection module in response to the command. In addition, the management module may receive queries on the status of the maintenance operation through the interconnection module and report the status of the maintenance operation through the interconnection module.Type: GrantFiled: June 16, 2008Date of Patent: October 19, 2010Assignee: International Business Machines CorporationInventors: Matthew David Bomhoff, Brian James Cagno, Gregg Steven Lucas, Kenny Nian Gan Qiu
-
Patent number: 7809982Abstract: A computing machine comprises an electronic circuit operable to perform a function, a programmable integrated circuit such as an FPGA, and a processor. The processor is operable to detect a failure of the electronic circuit and to configure the programmable integrated circuit to perform the function of the electronic circuit in response to detecting the failure. Alternatively, the computing machine comprises a hardwired pipeline operable to perform a function and a processor operable to detect a failure of the pipeline and to perform the function in response to detecting the failure. By allowing a first type of circuit (e.g., an FPGA) to take over for a failed second type of circuit (e.g., a processor), such a computing machine can be fault-tolerant without having redundant versions of each component, and may thus be less expensive and smaller than computing machines of comparable computing power.Type: GrantFiled: October 3, 2005Date of Patent: October 5, 2010Assignee: Lockheed Martin CorporationInventors: John Rapp, Chandan Mathur, Scott Hellenbach, Mark Jones, Joseph A. Capizzi
-
Patent number: 7805545Abstract: A multi-function system comprising a plurality of peripherals having different levels of susceptibility to environmental events, at least one event detector configured to detect environmental events, a controller coupled to receive an event detected signal from the at least one event detector, a communication interface communicatively coupling the controller and each peripheral that includes an internal central processing unit, and a dedicated control interface communicatively coupling the controller and the plurality of peripherals. The controller is configured to control circumvention procedures of each peripheral via the dedicated control interface based on the detected event and the level of susceptibility of the peripheral.Type: GrantFiled: February 7, 2007Date of Patent: September 28, 2010Assignee: Honeywell International Inc.Inventors: Keith A. Souders, Jamal Haque, James E. Lafferty, Edward R. Prado
-
Patent number: 7797581Abstract: A testing device for testing a motherboard is provided to include a server, a client terminal computer, a debug card and a receiving device. The server is connected to the client terminal computer, for inquiring test results. The debug card is attached to the motherboard, for getting test data. The receiving device connecting with the debug card transmits the test data to the server via a network. A testing method for testing a motherboard is provided to include the following steps: a debug card getting the test data from the motherboard; sending the test data to a receiving device, the receiving device transmitting the test data to a server, the server collating and analyzing the test data; and a client terminal computer inquiring test results via the server.Type: GrantFiled: August 17, 2007Date of Patent: September 14, 2010Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventors: Guang-Yu Zhu, Hoi Chan, Bo-Tao Wang, Li-Chuan Qiu, Da-Hua Xiao
-
Patent number: 7797682Abstract: In a method for the controlled execution of a program (26), the program (26) being intended for a virtual machine (VM, VM?), on a portable data carrier, wherein the data carrier has a processor that executes at least a first and a second virtual machine (VM, VM?), the program (26) is executed both by the first and by the second virtual machine (VM, VM?). If, during execution of the program (26), a difference is found between the operating state of the first virtual machine (VM) and the operating state of the second virtual machine (VM?), execution of the program is aborted. A data carrier and a computer program product exhibit corresponding features. The invention provides a technique for the controlled execution of a program, which technique prevents security risks due to an attack or a malfunction of the data carrier.Type: GrantFiled: March 22, 2004Date of Patent: September 14, 2010Assignee: Giesecke & Devrient GmbHInventor: Thomas Stocker
-
Publication number: 20100229042Abstract: An apparatus is provided for performing testing of at least a portion of a system under test via a Test Access Port (TAP) configured to access the system under test. The apparatus includes a first processor for executing instructions adapted for controlling testing of at least a portion of the system under test via the TAP, and a second processor for supporting an interface to the TAP. The first processor is configured for detecting, during execution of the test instructions, TAP-related instructions associated with control of the TAP, and propagating the TAP-related instructions toward the second processor. The second processor is configured for receiving the TAP-related instructions detected by the first processor and processing the TAP-related instructions. The first processor is configured for performing at least one task contemporaneously with processing of the TAP-related instructions by the second processor. An associated method also is provided.Type: ApplicationFiled: June 30, 2009Publication date: September 9, 2010Inventors: Suresh Goyal, Michele Portolan, Bradford Van Treuren
-
Patent number: 7793184Abstract: A method, system and computer readable medium for on-chip testing is presented. In one embodiment, the method, system or computer readable medium includes identifying which LBIST channels of a plurality of LBIST channels do not contribute to a particular test and excluding from that particular test each LBIST channel that does not contribute to that particular test.Type: GrantFiled: January 11, 2007Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventor: Steven M. Douskey
-
Patent number: 7788561Abstract: Technologies disclosed herein can be used to diagnose defects on die having both scan chain and system logic defects, including in situations where the presence of one or more faults in the system logic potentially obscures the detectability of one or more faults in the scan chains (or channels) and vice versa. At least some embodiments employ an iterative approach where at least some scan chain faults are identified, these chain faults are used to identify system logic faults, and then additional chain faults are identified using the system logic faults and vice versa. Failing bits can be partitioned into at least two groups: failing bits determined as being caused by system logic failures, and failing bits determined as being possibly caused by chain defects, system logic defects, or the compound effects of both types of defects.Type: GrantFiled: August 14, 2007Date of Patent: August 31, 2010Inventors: Yu Huang, Wu-Tung Cheng, Ruifeng Guo
-
Patent number: 7774670Abstract: A method includes retrieving a group test parameter determined based on test results associated with a plurality of integrated circuit devices. A particular integrated circuit device is tested using a test program and the group test parameter.Type: GrantFiled: September 11, 2007Date of Patent: August 10, 2010Assignee: GLOBALFOUNDRIES Inc.Inventors: Richard J. Markle, Douglas C. Kimbrough, Eric O. Green, Robert J. Chong
-
Patent number: 7774454Abstract: A digital complex machine in accordance with the present invention is set so as to notify a manager of device information thereof by E-mail. It is also particularly set so as to convert device information into attached data and to transmit a device information mail containing the attached data to a server of the manager. In other words, since transmitting device information in the attached data format that is less possibly perceived by the third party, the digital complex machine is capable of suppressing leakage of device information.Type: GrantFiled: March 13, 2001Date of Patent: August 10, 2010Assignee: Sharp Kabushiki KaishaInventors: Kimihito Yamasaki, Tomoki Tanaka, Masakatsu Nakamura
-
Patent number: 7774671Abstract: According to embodiments of the present invention, an integrated circuit such as a processor includes a counter to count an actual number of unreliable storage locations in the processor cache, at least one register to store an acceptable number of unreliable storage locations for the cache, a detector to measure a thermal environment of the processor, and circuitry to raise an operating voltage of the processor if the actual number of unreliable storage locations exceeds the acceptable number of unreliable storage locations, and if the thermal environment is acceptable.Type: GrantFiled: June 27, 2008Date of Patent: August 10, 2010Assignee: Intel CorporationInventor: Morgan J. Dempsey
-
Patent number: 7761764Abstract: A system and method for self-test of an integrated circuit are disclosed. As one example, an integrated circuit is disclosed. The integrated circuit includes a digital signal processing chain, a random sequence generator coupled to an input of the digital signal processing chain, and a checksum calculator coupled to an output of the digital signal processing chain.Type: GrantFiled: January 12, 2007Date of Patent: July 20, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: William M. Hurley
-
Patent number: 7730354Abstract: The present invention offers an advanced control software verification technology, particularly, an assertion-based verification technology, by providing a control microcomputer verification device and vehicle-mounted control device that exhibit improved verification efficiency. Assertion-based verification is performed with a verification device that has a hardware configuration in which the verification device is independent of a CPU core of a microcomputer but operates in parallel with the CPU core of the microcomputer, which sequentially executes control software. The hardware to be employed to achieve the above purpose is a finite state machine based on microprogrammed control. An interrupt factor is branched immediately before an interrupt controller for the microcomputer and used as a transition input. When an abnormal transition is detected, a warning is output to the microcomputer as an interrupt or output to the outside in the form of a signal.Type: GrantFiled: December 4, 2007Date of Patent: June 1, 2010Assignee: Hitachi, Ltd.Inventor: Junji Miyake
-
Patent number: 7721265Abstract: Systems, methods, apparatus and software can be implemented to provide a debugger agent, either separate form or integrated into the script-based testing platform, to coordinate the selection, activation, and or/operation of debuggers suitable for a particular unit and program under test. Such a debugger agent can provide run time monitoring and debugging activities where previously not possible. The debugger agent is generally independent agent, in that it can work with a variety of types of test scripts, test script handlers, programming languages, and debuggers without customization. Moreover, implementation generally needs no code instrumentation.Type: GrantFiled: April 2, 2004Date of Patent: May 18, 2010Assignee: Cisco Technology, Inc.Inventors: Jun Xu, Christopher H. Pham
-
Patent number: 7716542Abstract: A programmable memory built-in self-test circuit and a clock switching circuit thereof are provided. The memory built-in self-test circuit is able to provide more self-test functions preset by a user, simplify the redundant circuit in the prior art and reduce chip area and lower the cost by means of an instruction decoder and a built-in self-test controller. The present invention also provides some peripheral control circuits of a memory. The control circuits occupies less area and enables the memory to be tested more flexibly. The present invention further provides a clock switching circuit enabling a chip to be correctly tested under different clock speeds, which benefits to advance the testability and the analyzability of the memory embedded in a chip and thereby increase fault coverage.Type: GrantFiled: November 13, 2007Date of Patent: May 11, 2010Assignee: Faraday Technology Corp.Inventors: Yeong-Jar Chang, Chung-Fu Lin
-
Patent number: 7702956Abstract: A system on chip processor, that is, a semiconductor integrated circuit in which a processor, a cache memory and the like are integrated into one chip, includes a test controller, and a trace memory. The test controller generates test control signals in response to test flag signals generated from a processor. The trace memory stores a transmission data signal between the processor and a cache memory, a device under test, in response to the test control signals. Since the trace memory is provided within the integrated circuit, an operation of the device under test, which is configured in the integrated circuit, can be tested without disassembling the integrated circuit even after the integrated circuit is completely manufactured.Type: GrantFiled: January 17, 2007Date of Patent: April 20, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Jung-Yul Pyo
-
Patent number: 7694201Abstract: A semiconductor testing device includes: a data memory which stores a test program, said test program generating a test command for testing a plurality of functions within one function area of a plurality of function areas of a semiconductor device, said test command being generated for said function area; a first area generation part which generates first data, said first data identifying one function area of said plurality of function areas, said plurality of functions of said one function area being tested; a main control part which generates said test command based on said test program and said first data and transmits said test command to said semiconductor device; a second area generation part which receives a first result, said first result being returned from said semiconductor device based on a first test in accordance with said test command and generates a second result based on said first result, said second result showing a pass or failure of said first test corresponding to said function area; anType: GrantFiled: September 20, 2007Date of Patent: April 6, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Hideyoshi Takai