With Particular Electrode Configuration Patents (Class 257/448)
-
Patent number: 9012900Abstract: An organic light emitting diode display device capable of improving capacitance Cst of a storage capacitor and transmittance and a method of fabricating the same are disclosed. The organic light emitting diode display device includes a driving thin film transistor (TFT) formed on the substrate, a passivation film formed to cover the TFT driver, a color filter formed on the passivation film in a luminescent region, a planarization film formed to cover the color filter, a transparent metal layer formed on the planarization film, an insulating film formed on the transparent metal layer, a first electrode connected to the TFT driver and overlapping the transparent metal layer while interposing the insulating film therebetween, an organic light emitting layer and a second electrode which are sequentially formed on the first electrode. The transparent metal layer, the insulating film, and the first electrode constitute a storage capacitor in the luminescent region.Type: GrantFiled: July 22, 2013Date of Patent: April 21, 2015Assignee: LG Display Co., Ltd.Inventors: Jung-Sun Beak, Jeong-Oh Kim, Yong-Min Kim
-
Patent number: 9006637Abstract: The invention discloses a photo detector with first and second groups of electrodes. The electrodes of each group are connected to a first common conductor for the group, and are located on a layer of photosensitive material. The electrodes are parallel to and interlaced with each other. The first common conductors are essentially plane, arranged at the same end of their group of electrodes, and arranged as upper and lower conductors parallel to and overlapping each other separated by a dielectric material, and form a signal electrode and a ground plane of a first microstrip line. The first microstrip line acts as a first combiner for currents induced in the electrodes of the two groups and as a matching network for the electrodes and for a load which can be connected to the photo detector.Type: GrantFiled: November 12, 2008Date of Patent: April 14, 2015Assignee: Optis Cellular Technology, LLCInventors: Anatoli Deleniv, Spartak Gevorgyan, Arne Alping
-
Patent number: 9006759Abstract: A light-emitting device is provided that aims not to affect a service life and characteristics of light emission and includes two electrodes formed on the upper surface of a substrate with a gap at a central portion of the upper surface of the substrate between the two electrodes, a first light-emitting diode element mounted on the first electrode, and a second light-emitting diode element mounted on the second electrode. The first light-emitting diode element includes a pair of element electrodes on an upper surface of the first light-emitting diode element and the second light-emitting diode element includes a pair of element electrodes on an upper surface of the second light-emitting diode element. The first light-emitting diode element is connected by a wire to the first electrode and/or the second electrode. The second light-emitting diode element is connected by a wire to the first electrode and/or the second electrode.Type: GrantFiled: April 14, 2011Date of Patent: April 14, 2015Assignees: Citizen Electronics Co., Ltd., Citizen Holdings Co., Ltd.Inventors: Junji Miyashita, Kosuke Tsuchiya, Nodoka Oyamada
-
Patent number: 9000389Abstract: Radiation detectors and methods of fabricating radiation detectors are provided. One method includes mechanically polishing at least a first surface of a semiconductor wafer using a polishing sequence including a plurality of polishing steps. The method also includes growing a passivation oxide layer on a top of the polished first surface and depositing patterned metal contacts on a top of the passivation oxide layer. The method further includes applying a protecting layer on the patterned deposited metal contacts, etching a second surface of the semiconductor and applying a monolithic cathode electrode on the etched second surface of the semiconductor. The method additionally includes removing the protecting layer from the patterned metal contacts on the first surface, wherein the patterned metal contacts are formed from one of (i) reactive metals and (ii) stiff-rigid metals for producing inter-band energy-levels in the passivation oxide layer.Type: GrantFiled: March 14, 2012Date of Patent: April 7, 2015Assignee: General Electric CompanyInventors: Peter Rusian, Arie Shahar
-
Publication number: 20150091123Abstract: Provided is a light sensor including a substrate, a dielectric layer, a plurality of pixels, a plurality of spacers, and a plurality of metal interconnects. The dielectric layer is located on the substrate. The pixels are located in the dielectric layer. The spacers are located on the sidewall of openings between adjacent pixels. The metal interconnects are located in the openings and cover the spacers so as to be electrically connected to the corresponding pixels.Type: ApplicationFiled: November 26, 2013Publication date: April 2, 2015Applicant: Maxchip Electronics Corp.Inventors: Jin-Wei Chang, Hung-Lung Wang, Jung-Kai Hung, Wei-Chi Su
-
Patent number: 8994137Abstract: The invention relates to a sensor matrix (1) with semiconductor components and a process for producing such a device, which sensor matrix comprises a laminar carrier layer (3), a first (4) and at least one second (10) electrode arrangement and a component arrangement (6). The first electrode arrangement (4) is disposed on a surface (2) of the carrier layer (3), and the component arrangement (6) is disposed on the first electrode arrangement (4) in the form of a plurality of organic semiconductor components (7). The second electrode arrangement (10) is arranged on a surface (8) of a top layer (9), and the top layer (9) is arranged over the carrier layer (3) so that the first (4) and second (10) electrode arrangements face one another and the second electrode arrangement (10) is in electrically conductive contact, at least in sections, with the component arrangement (6).Type: GrantFiled: September 15, 2008Date of Patent: March 31, 2015Assignee: ASMAG-Holding GmbHInventor: Franz Padinger
-
Patent number: 8987902Abstract: A semiconductor device includes a semiconductor substrate. The semiconductor substrate includes a first surface, a second surface, and a through hole that extends through the semiconductor substrate from the first surface to the second surface. An insulating layer covers the first surface and includes an opening at a location facing the through hole. An insulating film covers an inner wall of the through hole and an inner wall of the opening. A through electrode is formed in the through hole and the opening that are covered by the insulating film. A first connecting terminal is formed integrally with the through electrode to cover one end of the through electrode exposed from the insulating layer. The first connecting terminal has a larger size than the through electrode as viewed from above.Type: GrantFiled: December 17, 2012Date of Patent: March 24, 2015Assignee: Shinko Electric Industries Co., Ltd.Inventor: Syota Miki
-
Patent number: 8958002Abstract: An image sensor includes a first substrate including a driving element, a first insulation layer on the first substrate and on the driving element, a second substrate including a photoelectric conversion element, and a second insulation layer on the second substrate and on the photoelectric conversion element. A surface of the second insulation layer is on an upper surface of the first insulation layer. The image sensor includes a conductive connector penetrating the second insulation layer and a portion of the first insulation layer. Methods of forming image sensors are also disclosed.Type: GrantFiled: October 28, 2013Date of Patent: February 17, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Jun Choi, Yoon-Dong Park, Chris Hong, Dae-Lok Bae, Jung-Chak Ahn, Chang-Rok Moon, June-Mo Koo, Suk-Pil Kim, Hoon-Sang Oh
-
Patent number: 8946839Abstract: An absorber is disclosed. The disclosed absorber contains a base layer, and a plurality of pillars disposed above the base layer and composed of material configured to absorb an incident light and generate minority electrical carriers and majority electrical carrier, wherein the height of the pillars is predetermined to provide a common pyramidal outline shared by the pillars in the plurality of pillars.Type: GrantFiled: August 20, 2009Date of Patent: February 3, 2015Assignee: HRL Laboratories, LLCInventors: Daniel Yap, Rajesh D. Rajavel, Sarabjit Mehta, James H. Schaffner
-
Patent number: 8946611Abstract: A color filter is formed using a simple manufacturing method, and bias application to a pixel separating electrode allows sensitivity in low illumination intensity to be improved. In a solid-state imaging element, in which a plurality of unit pixel sections are disposed two dimensionally on a side closer to a front surface of a semiconductor substrate or a semiconductor layer, each unit pixel section having a light receiving section for generating a signal charge by light irradiation, an adjoining unit pixel section is formed in the same color to allow for lesser alignment accuracy of the color filter. A pixel separating electrode is formed in the adjoining unit pixel section, and a signal charge is shared by bias application during low illumination intensity, thereby improving an effective photodiode area.Type: GrantFiled: December 18, 2009Date of Patent: February 3, 2015Assignee: Sharp Kabushiki KaishaInventor: Hiroshi Iwata
-
Publication number: 20150021731Abstract: The solid-state imaging device according to the present invention includes a semiconductor substrate including an imaging region and a peripheral circuit region, a wiring layer formed on the semiconductor substrate, a plurality of pixel electrodes arranged in a matrix on the wiring layer above the imaging region, a photoelectric conversion film formed on the wiring layer and the plurality of pixel electrodes above the imaging region, and an upper electrode formed on the photoelectric conversion film. The photoelectric conversion film has a laminated structure in which a plurality of well layers and a plurality of barrier layers are alternately laminated, the well layers made of a first semiconductor having a fundamental absorption edge in a wavelength region longer than a near-infrared light wavelength, and the barrier layers made of an insulator or a second semiconductor having a band gap wider than that of the first semiconductor.Type: ApplicationFiled: October 10, 2014Publication date: January 22, 2015Inventors: KEISUKE YAZAWA, YUTAKA HIROSE, YOSHIHISA KATO
-
Publication number: 20150018619Abstract: Apparatus, consisting of an integrated circuit (IC) die, and a circuit. The IC die includes a semiconductor substrate having a substrate plane face and a substrate edge, an imaging array formed on the substrate plane face, and a plurality of array pads mounted on the substrate plane face and connected to the imaging array. The circuit includes a circuit substrate having a circuit face and a circuit edge butted to the substrate edge, a plurality of circuit pads mounted on the circuit face, and a plurality of traces mounted on the circuit face and connected to the circuit pads. The apparatus further includes a plurality of connectors coupling the array pads to the circuit pads.Type: ApplicationFiled: February 13, 2014Publication date: January 15, 2015Inventors: Doron Adler, Arie Blumenzweig
-
Publication number: 20150014806Abstract: The invention discloses an image sensor (100) and a method of fabricating the image sensor. The image sensor (100) includes: a substrate (101) with a metal interconnection layer (102) formed on a first side thereof; a first type of doped area (103) located in the substrate (101); a second type of doped area (105) located in the substrate (101) adjacent to the first type of doped area (103) to form a photoelectric diode; an electrode layer (107) located on a second side of the substrate (101), wherein the electrode layer (107) is light-transmissive; and an insulation layer (109) located between the electrode layer (107) and the substrate (101); wherein there is a predetermined potential difference between the electrode layer (107) and the substrate (101) such that a second type of conductive layer (111) is generated on the surface of the second side of the substrate (101).Type: ApplicationFiled: February 8, 2013Publication date: January 15, 2015Applicant: GALAXYCORE SHANGHAI LIMITED CORPORATEDInventors: Lixin Zhao, Jieguang Huo, Jie Li
-
Patent number: 8933528Abstract: A bulk semiconductor substrate including a first semiconductor material is provided. A well trapping layer including a second semiconductor material and a dopant is formed on a top surface of the bulk semiconductor substrate. The combination of the second semiconductor material and the dopant within the well trapping layer is selected such that diffusion of the dopant is limited within the well trapping layer. A device semiconductor material layer including a third semiconductor material can be epitaxially grown on the top surface of the well trapping layer. The device semiconductor material layer, the well trapping layer, and an upper portion of the bulk semiconductor substrate are patterned to form at least one semiconductor fin. Semiconductor devices formed in each semiconductor fin can be electrically isolated from the bulk semiconductor substrate by the remaining portions of the well trapping layer.Type: GrantFiled: March 11, 2013Date of Patent: January 13, 2015Assignee: International Business Machines CorporationInventors: Henry K. Utomo, Kangguo Cheng, Ramachandra Divakaruni, Ravikumar Ramachandran, Huiling Shang, Reinaldo A. Vega
-
Patent number: 8928105Abstract: A method to fabricate monolithically-integrated optoelectronic module apparatuses (100) comprising at least two series-interconnected optoelectronic components (104, 106, 108). The method includes deposition and scribing on an insulating substrate or superstate (110) of a 3-layer stack in order (a, b, c) or (c, b, a) comprising: (a) back-contact electrodes (122, 124, 126, 128), (b) semiconductive layer (130), and (c) front-contact components (152, 154, 156, 158). Via holes (153, 155, 157) are drilled so that heat of the drilling process causes a metallization at the surface of said via holes that renders conductive the semi-conductive layer's surface (132, 134, 136, 138) of said via holes, thereby establishing series-interconnecting electrical paths between optoelectronic components (104, 106, 108) by connecting first front-contact components (154, 156) to second back-contact electrodes (124, 126).Type: GrantFiled: May 27, 2011Date of Patent: January 6, 2015Assignee: Flisom AGInventors: Roger Ziltener, Roland Kern, David Bremaud, Björn Keller
-
Publication number: 20140374869Abstract: A detector module for detecting photons includes a detector formed from a semiconductive material, the detector having a first surface, an opposing second surface, and a plurality of sidewalls extending between the first and second surfaces, and a guard band coupled to the sidewalls, the guard band having a length that extends about a circumference of the detector, the guard band having a width that is greater than a thickness of the detector such that an upper rim segment of the guard band projects beyond the first surface of the detector, the upper rim segment being folded over a peripheral region of the first surface along the circumference of the detector, the guard band configured to reduce recombinations proximate to the edges of the detector.Type: ApplicationFiled: June 24, 2013Publication date: December 25, 2014Inventors: Arie Shahar, Eliezer Traub, Israel Altman
-
Publication number: 20140367823Abstract: In various example embodiments, the inventive subject matter is an image sensor and methods of formation of image sensors. In an embodiment, the image sensor comprises a semiconductor substrate and a plurality of pixel regions. Each of the pixel regions includes an optically sensitive material over the substrate with the optically sensitive material positioned to receive light. A pixel circuit for each pixel region is also included in the sensor. Each pixel circuit comprises a charge store formed on the semiconductor substrate and a read out circuit. A non-metallic contact region is between the charge store and the optically sensitive material of the respective pixel region, the charge store being in electrical communication with the optically sensitive material of the respective pixel region through the non-metallic contact region.Type: ApplicationFiled: August 27, 2014Publication date: December 18, 2014Inventors: Hui Tian, Igor Constantin Ivanov, Edward Hartley Sargent
-
Publication number: 20140361395Abstract: A sensor includes a sensor array formed on a first side of a substrate and at least one circuit operative to communicate with the sensor array formed on a second side of the substrate. At least one via extends through the substrate to electrically connect the sensor array to the at least one circuit. Placing the at least one circuit on the second side of the substrate allows the sensor array to occupy substantially all of the first side of the substrate.Type: ApplicationFiled: June 3, 2014Publication date: December 11, 2014Applicant: Apple Inc.Inventors: Milind S. Bhagavat, Jun Zhai
-
Patent number: 8907440Abstract: The present specification discloses front-side contact back-side illuminated (FSC-BSL) photodiode array having improved characteristics such as high speed of each photodiode, uniformity of the bias voltage applied to different photodiode, low bias voltage, reduced resistance of each photodiode, and an associated reduction in noise. The photodiode array is made of photodiodes with front metallic cathode pads, front metallic anode pad, back metallic cathode pads, n+ doped regions and a p+ doped region. The front metallic cathode pads physically contact the n+ doped regions and the front metallic anode pad physically contacts the p+ doped region. The back metallic cathode pads physically contact the n+ doped region.Type: GrantFiled: July 31, 2013Date of Patent: December 9, 2014Assignee: OSI Optoelectronics, Inc.Inventors: Peter Steven Bui, Narayan Dass Taneja
-
Patent number: 8907352Abstract: A photoelectric conversion element in accordance with an embodiment includes a photoelectric conversion layer, a cathode electrode, and an anode electrode. The cathode electrode is arranged on one surface of the photoelectric conversion layer and includes monolayer graphene and/or multilayer graphene in which a portion of carbon atoms is substituted with at least nitrogen atoms. The anode electrode is arranged on the other surface of the photoelectric conversion layer.Type: GrantFiled: September 18, 2011Date of Patent: December 9, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Katsuyuki Naito
-
Publication number: 20140353470Abstract: A method of manufacturing a detection apparatus including pixels is provided. The method includes forming an organic insulation layer above a substrate above which a switching element is formed, forming pixel electrodes divided for individual pixels above the organic insulation layer; forming an inorganic material portion above a portion of the organic insulation layer, which is uncovered with the pixel electrodes, forming an inorganic insulation film covering the plurality of pixel electrodes and the inorganic material portion, forming a semiconductor film covering the inorganic insulation film, and dividing the semiconductor film for individual pixels by etching using a stacked structure of the inorganic material portion and the inorganic insulation film as an etching stopper.Type: ApplicationFiled: May 28, 2014Publication date: December 4, 2014Inventors: Jun Kawanabe, Minoru Watanabe, Keigo Yokoyama, Masato Ofuji, Kentaro Fujiyoshi, Hiroshi Wayama
-
Patent number: 8901696Abstract: A solid-state imaging device includes: photoelectric conversion units disposed in the form of matrix in an imaging region and a peripheral region around the imaging region; transfer electrodes provided on a side of the photoelectric conversion units arranged in the vertical direction of the matrix; and first-layer wirings and second-layer wirings in a multi-layer wiring structure disposed to connect the transfer electrodes in the horizontal direction of the matrix, wherein the first-layer wirings and the second-layer wirings are provided as light-shielding patterns for covering the photoelectric conversion units in the peripheral region.Type: GrantFiled: August 9, 2011Date of Patent: December 2, 2014Assignee: Sony CorporationInventors: Masashi Takami, Ryoma Yoshinaga, Akira Furukawa
-
Patent number: 8896075Abstract: A compound semiconductor radiation detector includes a body of compound semiconducting material having an electrode on at least one surface thereof. The electrode includes a layer of a compound of a first element and a second element. The first element is platinum and the second element includes at least one of the following: chromium, cobalt, gallium, germanium, indium, molybdenum, nickel, palladium, ruthenium, silicon, silver, tantalum, titanium, tungsten, vanadium, zirconium, manganese, iron, magnesium, copper, tin, or gold. The layer can further include sublayers, each of which is made from a different one of the second elements and platinum as the first element.Type: GrantFiled: January 23, 2009Date of Patent: November 25, 2014Assignee: eV Products, Inc.Inventors: Gary L. Smith, Csaba Szeles
-
Publication number: 20140339666Abstract: Described herein is a device operable to detect polarized light comprising: a substrate; a first subpixel; a second subpixel adjacent to the first subpixel; a first plurality of features in the first subpixel and a second plurality of features in the second subpixel, wherein the first plurality of features extend essentially perpendicularly from the substrate and extend essentially in parallel in a first direction parallel to the substrate and the second plurality of features extend essentially perpendicularly from the substrate and extend essentially in parallel in a second direction parallel to the substrate; wherein the first direction and the second direction are different; the first plurality of features and the second plurality of features react differently to the polarized light.Type: ApplicationFiled: August 4, 2014Publication date: November 20, 2014Inventors: Young-June Yu, Munib Wober
-
Patent number: 8890047Abstract: Imaging systems may be provided with stacked-chip image sensors. A stacked-chip image sensor may include a vertical chip stack that includes an array of image pixels, analog control circuitry and storage and processing circuitry. The array of image pixels, the analog control circuitry, and the storage and processing circuitry may be formed on separate, stacked semiconductor substrates or may be formed in a vertical stack on a common semiconductor substrate. The image pixel array may be coupled to the control circuitry using vertical metal interconnects. The control circuitry may route pixel control signals and readout image data signals over the vertical metal interconnects. The control circuitry may provide digital image data to the storage and processing circuitry over additional vertical conductive interconnects coupled between the control circuitry and the storage and processing circuitry. The storage and processing circuitry may be configured to store and/or process the digital image data.Type: GrantFiled: February 21, 2012Date of Patent: November 18, 2014Assignee: Aptina Imaging CorporationInventors: Johannes Solhusvik, Tim Bales
-
Patent number: 8890128Abstract: The present invention provides an organic display device, comprising: an organic solar module for obtaining solar energy and converting the obtained solar energy into electric power, and an ultraviolet organic light emitting module driven to emit ultraviolet light by the electric power obtained from the organic solar module. The present invention can fully use solar energy and carry out ultraviolet display by combining the ultraviolet organic light emitting module with the organic solar module.Type: GrantFiled: September 26, 2012Date of Patent: November 18, 2014Assignee: Shenzhen China Star Optoelectronics Technology Co., Ltd.Inventors: Yawei Liu, Yuan-Chun Wu
-
Patent number: 8884394Abstract: A signal charge collecting region is disposed inside a charge generating region so as to be surrounded by the charge generating region, and collects signal charges from the charge generating region. An unnecessary charge collecting region is disposed outside the charge generating region so as to surround the charge generating region, and collects unnecessary charges from the charge generating region. A transfer electrode is disposed between the signal charge collecting region and the charge generating region, and causes the signal charges from the charge generating region to flow into the signal charge collecting region in response to an input signal. An unnecessary charge collecting gate electrode is disposed between the unnecessary charge collecting region and the charge generating region, and causes the unnecessary charges from the charge generating region to flow into the unnecessary charge collecting region in response to an input signal.Type: GrantFiled: October 4, 2012Date of Patent: November 11, 2014Assignee: Hamamatsu Photonics K.K.Inventors: Mitsuhito Mase, Takashi Suzuki, Jun Hiramitsu
-
Publication number: 20140327101Abstract: An image pickup device includes a light-receiving device unit, a processing portion, a first connection body, and a second connection body. The first connection body electrically connects a first electrode of the light-receiving device unit to a corresponding second electrode of the processing portion. The first connection body includes an indium-containing solder portion disposed between the first electrode and the second electrode, and a barrier layer for suppressing alloying of the solder portion with the first electrode and the second electrode. The second connection body includes an alloy portion formed by alloying with a solder containing a material having a melting point equal to or higher than a melting point of the first connection body and a hardness higher than that of the first connection body.Type: ApplicationFiled: July 6, 2012Publication date: November 6, 2014Inventors: Hiroki Mori, Masaki Migita, Youichi Nagai
-
Patent number: 8866268Abstract: A semiconductor package structure and a manufacturing method thereof are provided. The semiconductor package structure includes a semiconductor die, a thermally conductive film, a substrate, a plurality of electrically conductive film patterns, and at least one insulator. The thermally conductive film is disposed on the bottom of the semiconductor die. The substrate is substantially comprised of the electrically conductive material or semiconductor material. Furthermore, a first hole is disposed on and passed all the way through the substrate, and the semiconductor die is disposed in the first hole. The electrically conductive film patterns are disposed on the substrate, and not contacting with each other. In addition, the insulator is connected between the semiconductor die and the substrate.Type: GrantFiled: July 15, 2011Date of Patent: October 21, 2014Assignee: Unistars CorporationInventors: Shang-Yi Wu, Wen-Cheng Chien, Chia-Lun Tsai, Tien-Hao Huang
-
Patent number: 8866249Abstract: A photoelectric conversion device is provided which is capable of improving the light condensation efficiency without substantially decreasing the sensitivity. The photoelectric conversion device has a first pattern provided above an element isolation region formed between adjacent two photoelectric conversion elements, a second pattern provided above the element isolation region and above the first pattern, and microlenses provided above the photoelectric conversion elements with the first and the second patterns provided therebetween. The photoelectric conversion device further has convex-shaped interlayer lenses in optical paths between the photoelectric conversion elements and the microlenses, the peak of each convex shape projecting in the direction from the electro-optical element to the microlens.Type: GrantFiled: October 9, 2013Date of Patent: October 21, 2014Assignee: Canon Kabushiki KaishaInventor: Sakae Hashimoto
-
Patent number: 8866250Abstract: A device includes a semiconductor substrate, a black reference circuit in the semiconductor substrate, a metal pad on a front side of, and underlying, the semiconductor substrate, and a first and a second conductive layer. The first conductive layer includes a first portion penetrating through the semiconductor substrate to connect to the metal pad, and a second portion forming a metal shield on a backside of the semiconductor substrate. The metal shield is aligned to the black reference circuit, and the first portion and the second portion are interconnected to form a continuous region. The second conductive layer includes a portion over and contacting the first portion of the first conductive layer, wherein the first portion of the first conductive layer and the portion of the second conductive layer form a first metal pad. A dielectric layer is overlying and contacting the second portion of the first conductive layer.Type: GrantFiled: March 8, 2013Date of Patent: October 21, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shyh-Fann Ting, Ching-Chun Wang
-
Publication number: 20140306314Abstract: A light receiving region includes a plurality of light detecting sections 10. The light detecting sections 10 has a second contact electrode 4A. The second contact electrode 4A is arranged at a position overlapping a first contact electrode 3A, so as to contact the first contact electrode. Further, a resistive layer 4B is continued to the second contact electrode 4A.Type: ApplicationFiled: June 25, 2014Publication date: October 16, 2014Inventors: Koei YAMAMOTO, Terumasa NAGANO, Kazuhisa YAMAMURA, Kenichi SATO, Ryutaro TSUCHIYA
-
Patent number: 8860162Abstract: A solar module includes a solar cell, a heat spreader layer disposed above the solar cell, and a cell interconnect disposed above the solar cell. From a top-down perspective, the heat spreader layer at least partially surrounds an exposed portion of the cell interconnect.Type: GrantFiled: September 26, 2011Date of Patent: October 14, 2014Assignee: Sunpower CorporationInventors: Ryan Linderman, Matthew Dawson, Itai Suez
-
Patent number: 8847327Abstract: A layout data creation device includes a transistor adjustment unit. The transistor adjustment unit divides a pillar-type transistor including a plurality of unit pillar-type transistors into the unit pillar-type transistors groups. The unit pillar-type transistors can be placed in a placement area. The number of the unit pillar-type transistors in each group is an integer. The transistor adjustment unit generates sub-pillar-type transistors that are placed in the placement area.Type: GrantFiled: October 12, 2012Date of Patent: September 30, 2014Assignee: PS4 Luxco S.A.R.L.Inventors: Shinji Kato, Kazuteru Ishizuka, Kiyotaka Endo, Mitsuki Koda
-
Publication number: 20140284752Abstract: A hybrid pixel detector structure including a plurality of detector entities, each detector entity including at least one read-out element, such as a read-out ASIC, and an overlapping substantially edgeless radiation sensitive detector volume, these two being electrically coupled utilizing a number of conductive elements in between, further including a substrate, such as a circuit board, or multiple substrates such as one per detector entity, for accommodating the plurality of detector entities, wherein the substantially edgeless detector volume of at least one detector entity of the plurality includes an overhang portion outside the overlap between the detector volume and the read-out element, and the read-out element of at least one other detector entity of the plurality includes an extension portion, also outside the overlap, with a number of electrical coupling elements to electrically couple to the substrate, such as conductors and/or electronics thereof.Type: ApplicationFiled: September 14, 2012Publication date: September 25, 2014Inventors: Juha Kalliopuska, Jan Jakubek
-
Publication number: 20140264693Abstract: A sensor package includes host substrate assembly includes a first substrate, circuit layers in the first substrate, and first contact pads electrically coupled to the circuit layers. A sensor chip includes a second substrate with opposing first and second surfaces, sensor(s) formed on or under the first surface of the second substrate, a plurality of second contact pads formed at the first surface of the second substrate and which are electrically coupled to the sensor(s), a plurality of holes each formed into the second surface of the second substrate and extends through the second substrate to one of the second contact pads, and conductive leads each extending from one of the second contact pads, through one of the plurality of holes, and along the second surface of the second substrate. A plurality of electrical connectors each electrically connect one of the first contact pads and one of the conductive leads.Type: ApplicationFiled: March 7, 2014Publication date: September 18, 2014Applicant: Optiz, Inc.Inventors: Vage Oganesian, Zhenhua Lu
-
Patent number: 8836069Abstract: A lateral Metal-Semiconductor-Metal (MSM) Photodetector (PD) is based on amorphous selenium (a-Se). It has low dark current, high photoconductive gain towards short wavelengths, and high speed of operation up to several KHz. From processing point of view, a lateral structure is more attractive due to ease of fabrication as well as compatibility with conventional thin-film transistor (TFT) processes. The lateral a-Se MSM PD therefore has potentials in a variety of optical sensing applications particularly in indirect X-ray imaging utilizing scintillators and ultraviolet (UV) imaging for life sciences.Type: GrantFiled: April 22, 2010Date of Patent: September 16, 2014Inventors: Karim S. Karim, Kai Wang, Amirhossein Goldan
-
Publication number: 20140252530Abstract: Techniques for using electrodeposition to form absorber layers in diodes (e.g., solar cells) are provided. In one aspect, a method for fabricating a diode is provided. The method includes the following steps. A substrate is provided. A backside electrode is formed on the substrate. One or more layers are electrodeposited on the backside electrode, wherein at least one of the layers comprises copper, at least one of the layers comprises zinc and at least one of the layers comprises tin. The layers are annealed in an environment containing a sulfur source to form a p-type CZTS absorber layer on the backside electrode. An n-type semiconductor layer is formed on the CZTS absorber layer. A transparent conductive layer is formed on the n-type semiconductor layer. A diode is also provided.Type: ApplicationFiled: May 23, 2014Publication date: September 11, 2014Applicant: International Business Machines CorporationInventors: Shafaat Ahmed, Hariklia Deligianni, Lubomyr T. Romankiw, Kejia Wang
-
Patent number: 8829418Abstract: A photodiode includes a photosensitive area and a polarizing grating located in front of the photosensitive area. The polarizing grating is formed by a plurality of galvanically conducting filaments.Type: GrantFiled: January 30, 2013Date of Patent: September 9, 2014Assignee: Infineon Technologies AGInventor: Jaime Estevez
-
Patent number: 8809923Abstract: A backside illuminated imaging sensor includes a semiconductor substrate having a front surface and a back surface. The semiconductor substrate has at least one imaging array formed on the front surface. The imaging sensor also includes a carrier substrate to provide structural support to the semiconductor substrate, where the carrier substrate has a first surface coupled to the front surface of the semiconductor substrate. A re-distribution layer is formed between the front surface of the semiconductor substrate and the second surface of the carrier substrate to route electrical signals between the imaging array and a second surface of the carrier substrate.Type: GrantFiled: February 6, 2008Date of Patent: August 19, 2014Assignee: OmniVision Technologies, Inc.Inventors: Hsin-Chih Tai, Howard E. Rhodes, Duli Mao, Vincent Venezia, Yin Qian
-
Publication number: 20140217543Abstract: The invention relates to an InGaAs photodiode army (101) and to the method for manufacturing same, wherein said array includes: a cathode including at least one indium-phosphide substrate layer (4) and an active gallium-indium arsenide layer (5); and a plurality of anodes (3) at least partially formed in the active gallium-indium arsenide layer by diffusing a P-type dopant, the interaction between an anode (3) and the cathode forming a photodiode. According to said method, an indium-phosphide passivation layer (6) is arranged on the active layer before the diffusion of the P-type dopant forming the anodes (3), and a first selective etching is performed so as to remove, over the entire thickness thereof, an area (10) of the passivation layer (6) surrounding each anode (3).Type: ApplicationFiled: July 11, 2012Publication date: August 7, 2014Applicant: NEW IMAGING TECHNOLOGIESInventor: Yang Ni
-
Patent number: 8792035Abstract: A solid-state imaging device includes multiple pixels formed of photoelectric converters and pixel transistors; a floating diffusion portion that exists within a region of each of the photoelectric converters when viewed from above; and a vertical transfer gate electrode of a transfer transistor that surrounds at least a portion of each photoelectric converter and is formed in the depth direction of a substrate and makes up the pixel transistor.Type: GrantFiled: January 21, 2011Date of Patent: July 29, 2014Assignee: Sony CorporationInventor: Akihiro Yamada
-
Patent number: 8791538Abstract: A light receiving region includes a plurality of light detecting sections 10. The light detecting sections 10 has a second contact electrode 4A. The second contact electrode 4A is arranged at a position overlapping a first contact electrode 3A, so as to contact the first contact electrode. Further, a resistive layer 4B is continued to the second contact electrode 4A.Type: GrantFiled: October 19, 2012Date of Patent: July 29, 2014Assignee: Hamamatsu Photonics K.K.Inventors: Koei Yamamoto, Terumasa Nagano, Kazuhisa Yamamura, Kenichi Sato, Ryutaro Tsuchiya
-
Patent number: 8791548Abstract: A semiconductor chip is specified that has a contact layer that is not optimum for many common applications. For example, the contact layer is too thin to tolerate an operating current intended for the semiconductor chip without considerable degradation. Also specified is an optoelectronic component in which the semiconductor chip can be integrated so that the suboptimal quality of the contact layer is compensated for. In the component the semiconductor chip is applied to a carrier body so that the contact layer is arranged on a side of the semiconductor body that is remote from the carrier body. The semiconductor chip and the carrier body are at least partly covered with an electrically isolating layer, and an electrical conductor applied to the isolating layer extends laterally away from the semiconductor body and contacts at least a partial surface of the contact layer. In addition, an advantageous process for producing the component is specified.Type: GrantFiled: September 24, 2008Date of Patent: July 29, 2014Assignee: OSRAM Opto Semiconductors GmbHInventors: Elmar Baur, Walter Wegleiter
-
Patent number: 8786742Abstract: In a case when a structure of forming a p+ layer on a substrate rear surface side is employed in order to prevent dark current generation from the silicon boundary surface, various problems occur. According to this invention, an insulation film 39 is provided on a rear surface on a silicon substrate 31 and a transparent electrode 40 is further provided thereon, and by applying a negative voltage with respect to the potential of the silicon substrate 31 from a voltage supply source 41 to the insulation film 39 through the transparent electrode 40, positive holes are accumulated on a silicon boundary surface of the substrate rear surface side and a structure equivalent to a state in which a positive hole accumulation layer exists on aforesaid silicon boundary surface is to be created. Thus, various problems in the related art can be avoided.Type: GrantFiled: October 19, 2012Date of Patent: July 22, 2014Assignee: Sony CorporationInventors: Keiji Mabuchi, Nobuhiro Karasawa
-
Patent number: 8772893Abstract: A pixel structure including an active device, a capacitor electrode line, a light shielding layer, a color filter pattern and a pixel electrode is provided. The active device and the capacitor electrode line are disposed on a substrate. The light shielding layer is disposed on the substrate, and the dielectric constant of the light shielding layer is less than 6. The light shielding layer defines a unit area on the substrate, and a contact hole is formed in the light shielding layer above the active device. A color filter pattern is disposed in the unit area, wherein the dielectric constant of the color filter pattern is less than 6, and the color filter pattern does not fill into the contact hole. The pixel electrode is disposed on the color filter pattern, in which the pixel electrode fills into the contact hole so as to electrically connect with the active device.Type: GrantFiled: August 27, 2012Date of Patent: July 8, 2014Assignee: Au Optronics CorporationInventors: Yen-Heng Huang, Chung-Kai Chen, Chia-Hui Pai
-
Publication number: 20140183549Abstract: Exemplary embodiments of the present invention relate to a photo detection device including a substrate, a first light absorption layer disposed on the substrate, a second light absorption layer disposed in a first region on the first light absorption layer, a third light absorption layer disposed in a second region on the second light absorption layer, and a first electrode layer disposed on each of the first, the second, and the third light absorption layers.Type: ApplicationFiled: December 24, 2013Publication date: July 3, 2014Inventors: Ki Yon PARK, Hwa Mok KIM, Young Hwan SON, Daewoong SUH
-
Patent number: 8766392Abstract: The present invention is directed toward a detector structure, detector arrays, and a method of detecting incident radiation. The present invention comprises a photodiode array and method of manufacturing a photodiode array that provides for reduced radiation damage susceptibility, decreased affects of crosstalk, reduced dark current (current leakage) and increased flexibility in application.Type: GrantFiled: September 15, 2009Date of Patent: July 1, 2014Assignee: OSI Optoelectronics, Inc.Inventors: Peter Steven Bui, Narayan Dass Taneja
-
Patent number: 8754431Abstract: According to one embodiment, a semiconductor light emitting device includes first and second electrode layers, a and second semiconductor layers, a light emitting layer and a first intermediate layer. The first electrode layer has a metal portion having through-holes. The second electrode layer is stacked with the first electrode layer along a stacked direction, and light-reflective. The first semiconductor layer is provided between the first and second electrode layers, and has a first conductivity type. The second semiconductor layer is provided between the first semiconductor layer and the second electrode layer, and has a second conductivity type. The light emitting layer is provided between the first and second semiconductor layers. The first intermediate layer is provided between the second semiconductor layer and the second electrode layer, transmissive to light emitted from the light emitting layer, and includes first contact portions and a first non-contact portion.Type: GrantFiled: March 5, 2012Date of Patent: June 17, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Akira Fujimoto, Tsutomu Nakanishi, Ryota Kitagawa, Kenji Nakamura, Shinji Nunotani, Takanobu Kamakura
-
Patent number: 8749025Abstract: A semiconductor chip is specified that has a contact layer that is not optimum for many common applications. For example, the contact layer is too thin to tolerate an operating current intended for the semiconductor chip without considerable degradation. Also specified is an optoelectronic component in which the semiconductor chip can be integrated so that the suboptimal quality of the contact layer is compensated for. In the component the semiconductor chip is applied to a carrier body so that the contact layer is arranged on a side of the semiconductor body that is remote from the carrier body. The semiconductor chip and the carrier body are at least partly covered with an electrically isolating layer, and an electrical conductor applied to the isolating layer extends laterally away from the semiconductor body and contacts at least a partial surface of the contact layer. In addition, an advantageous process for producing the component is specified.Type: GrantFiled: September 24, 2008Date of Patent: June 10, 2014Assignee: OSRAM Opto Semiconductors GmbHInventors: Elmar Baur, Walter Wegleiter