With Particular Electrode Configuration Patents (Class 257/448)
-
Publication number: 20130134543Abstract: An integrated circuit includes a substrate having a bonding pad region and a non-bonding pad region. A relatively large via, called a “big via,” is formed on the substrate in the bonding region. The big via has a first dimension in a top view toward the substrate. The integrated circuit also includes a plurality of vias formed on the substrate in the non-bonding region. The plurality of vias each have a second dimension in the top view, the second dimension being substantially less than the first dimension.Type: ApplicationFiled: December 27, 2012Publication date: May 30, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Taiwan Semiconductor Manufacturing Company, Ltd.
-
Patent number: 8450824Abstract: According to one embodiment, an optically transmissive metal electrode includes a plurality of first and second metal wires. The first metal wires are disposed along a first direction, and extend along a second direction intersecting the first direction. The second metal wires are disposed along a third direction parallel with a plane including the first and second directions and intersecting the first direction, contact the first metal wires, and extend along a fourth direction parallel with the plane and intersecting the third direction. A first pitch between centers of the first metal wires is not more than a shortest wavelength in a waveband including visible light. A second pitch between centers of the second metal wires exceeds a longest wavelength in the waveband. A thickness of the first and second metal wires along a direction vertical to the plane is not more than the shortest wavelength.Type: GrantFiled: February 27, 2012Date of Patent: May 28, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kenji Nakamura, Akira Fujimoto, Tsutomu Nakanishi, Ryota Kitagawa, Shinji Nunotani, Takanobu Kamakura
-
Patent number: 8450822Abstract: Disclosed herein an image sensor chip, including a substrate having at least one via extending through at least one inter layer dielectric (ILD); a first conductive layer over the ILD, wherein the first conductive layer has a first thickness; a second conductive layer over the first conductive layer, wherein the second conductive layer has a second thickness of less than the first thickness; a polymer layer over the second conductive layer, the polymer layer including a cavity; a plurality of cavity components in the cavity; and an optically transparent layer contacting the polymer layer and covering the cavity.Type: GrantFiled: September 23, 2009Date of Patent: May 28, 2013Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Robert K. Leidy, Richard J. Rassel
-
Patent number: 8436442Abstract: The present invention is to provide an electromagnetic wave detecting element that can prevent a decrease in light utilization efficiency at sensor portions. The sensor portions are provided so as to correspond to respective intersection portions of scan lines and signal lines, and have semiconductor layer that generate charges due to electromagnetic waves being irradiated, and at whose electromagnetic wave irradiation surface sides upper electrodes are formed, and at whose electromagnetic wave non-irradiation surface sides lower electrodes are formed. Bias voltage is supplied to the respective upper electrodes via respective contact holes by a common electrode line that is formed further toward an electromagnetic wave downstream side than the semiconductor layer.Type: GrantFiled: April 5, 2012Date of Patent: May 7, 2013Assignee: FUJIFILM CorporationInventor: Yoshihiro Okada
-
Patent number: 8421134Abstract: A back side illumination image sensor reduced in chip size has a capacitor disposed in a vertical upper portion of a pixel region in the back side illumination image sensor in which light is illuminated from a back side of a subscriber, thereby reducing a chip size, and a method for manufacturing the back side illumination image sensor. The capacitor of the back side illumination image sensor reduced in chip size is formed in the vertical upper portion of the pixel region, not in the outside of a pixel region, so that the outside area of the pixel region for forming the capacitor is not required, thereby reducing a chip size.Type: GrantFiled: December 22, 2010Date of Patent: April 16, 2013Assignee: Siliconfile Technologies Inc.Inventors: In Gyun Jeon, Se Jung Oh, Heui Gyun Ahn, Jun Ho Won
-
Patent number: 8410563Abstract: Electrical energy generation apparatuses, in which a solar battery device and a piezoelectric device are combined in a single body by using a plurality of nano wires formed of a semiconductor material having piezoelectric properties.Type: GrantFiled: August 30, 2012Date of Patent: April 2, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Young-jun Park, Seung-nam Cha
-
Patent number: 8405116Abstract: An object of the present invention is to reduce the thickness of a lighting device using an electroluminescent material. Another object of the present invention is to simplify the structure of a lighting device using an electroluminescent material to reduce cost. A light-emitting element having a stacked structure of a first electrode layer, an EL layer, and a second electrode layer is provided over a substrate having an opening in its center, and a first connecting portion and a second connecting portion for supplying electric power to the light-emitting element are provided in the center of the substrate (in the vicinity of the opening provided in the substrate).Type: GrantFiled: March 12, 2010Date of Patent: March 26, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuyuki Arai, Yasuo Nakamura, Yukie Suzuki, Yoshitaka Moriya
-
Patent number: 8399939Abstract: A photoelectric device, such as a photodetector, can include a semiconductor nanowire electrostatically associated with a J-aggregate. The J-aggregate can facilitate absorption of a desired wavelength of light, and the semiconductor nanowire can facilitate charge transport. The color of light detected by the device can be chosen by selecting a J-aggregate with a corresponding peak absorption wavelength.Type: GrantFiled: December 3, 2010Date of Patent: March 19, 2013Assignee: Massachusetts Institute of TechnologyInventors: Brian J. Walker, August Dorn, Vladimir Bulovic, Moungi G. Bawendi
-
Publication number: 20130062721Abstract: The present invention provides a semiconductor strip detector that can reduce noise generated from floating capacitance between electrodes while maintaining high detection efficiency. The semiconductor strip detector for detecting radiation includes: a substrate integrally formed from semiconductor and receiving incident radiation; a first electrode group made up of a plurality of strip-shaped electrodes to provided in parallel to each other on a major surface of the substrate; and a second electrode group made up of a plurality of strip-shaped electrodes to provided coaxially with an orthogonal projection of the plurality of strip-shaped electrodes to of the first electrode group onto the major surface of the substrate, and the electrode groups are formed so that a ratio of a longitudinal length to an electrode-to-electrode length is 10 or more. Therefore, noise can be sufficiently reduced while a detection range is being maintained.Type: ApplicationFiled: August 13, 2012Publication date: March 14, 2013Applicant: RIGAKU CORPORATIONInventors: Kazuyuki MATSUSHITA, Masaru KURIBAYASHI
-
Publication number: 20130056758Abstract: A method to fabricate monolithically-integrated optoelectronic module apparatuses (100) comprising at least two series-interconnected optoelectronic components (104, 106, 108). The method includes deposition and scribing on an insulating substrate or superstate (110) of a 3-layer stack in order (a, b, c) or (c, b, a) comprising: (a) back-contact electrodes (122, 124, 126, 128), (b) semiconductive layer (130), and (c) front-contact components (152, 154, 156, 158). Via holes (153, 155, 157) are drilled so that heat of the drilling process causes a metallization at the surface of said via holes that renders conductive the semi-conductive layer's surface (132, 134, 136, 138) of said via holes, thereby establishing series-interconnecting electrical paths between optoelectronic components (104, 106, 108) by connecting first front-contact components (154, 156) to second back-contact electrodes (124, 126).Type: ApplicationFiled: May 27, 2011Publication date: March 7, 2013Applicant: FLISOM AGInventors: Roger Ziltener, Roland Kern, David Bremaud, Björn Keller
-
Patent number: 8389922Abstract: A sensing device is provided. The sensing device includes a sensing pixel array and a memory unit. The sensing pixel array is formed in a substrate and includes a plurality of pixels for sensing light. The substrate has a first side and a second side opposite to the first side and receives the light through the first side for sensing the light. The memory unit is formed on the second side of the substrate for memorization.Type: GrantFiled: August 4, 2010Date of Patent: March 5, 2013Assignee: Himax Imaging, Inc.Inventors: Ping-Hung Yin, Shuenn-Ren Hsiao
-
Patent number: 8389322Abstract: A theme is to prevent the generation of noise due to damage in a photodetecting portion in a mounting process in a photodiode array, a method of manufacturing the same, and a radiation detector. In a photodiode array, wherein a plurality of photodiodes (4) are formed in array form on a surface at a side of an n-type silicon substrate (3) onto which light to be detected is made incident and penetrating wirings (8), which pass through from the incidence surface side to the back surface side, are formed for the photodiodes (4), the photodiode array (1) is arranged with a transparent resin film (6), which covers the formed regions of the photodiodes (4) and transmits the light to be detected, provided at the incidence surface side.Type: GrantFiled: January 20, 2010Date of Patent: March 5, 2013Assignee: Hamamatsu Photonics K.K.Inventor: Katsumi Shibayama
-
Patent number: 8390036Abstract: An image pickup device includes a plurality of first electrodes, a second electrode, a third electrode, a photoelectric conversion layer, a plurality of signal reading portions, at least one of electric potential adjusting portions. The plurality of first electrodes is arranged on an upper side of a substrate in two dimensions with a predetermined gap interposed between one of the first electrodes and another first electrode adjacent to the one of the first electrode. The second electrode is arranged next to the first electrodes arranged on an outermost side of the first electrodes with the predetermined gap interposed between the first electrodes arranged on the outermost side and the second electrode. The third electrode faces both of the plurality of first electrodes and the second electrode. The photoelectric conversion layer is disposed between the plurality of first electrodes and the second electrode and the third electrode.Type: GrantFiled: August 31, 2010Date of Patent: March 5, 2013Assignee: Fujifilm CorporationInventor: Takashi Goto
-
Publication number: 20130049151Abstract: Interconnect structures suitable for use in connecting anode-illuminated detector modules to downstream circuitry are disclosed. In certain embodiments, the interconnect structures are based on or include low atomic number or polymeric features and/or are formed at a density or thickness so as to minimize or reduce radiation attenuation by the interconnect structures.Type: ApplicationFiled: August 31, 2011Publication date: February 28, 2013Applicant: General Electric CompanyInventors: Vladimir A. Lobastov, Kevin Matthew Durocher, John Eric Tkaczyk, James Wilson Rose, Paul Alan McConnelee
-
Patent number: 8384012Abstract: A photodiode includes a photosensitive area and a polarizing grating located in front of the photosensitive area. The polarizing grating is formed by a plurality of galvanically conducting filaments.Type: GrantFiled: May 11, 2009Date of Patent: February 26, 2013Assignee: Infineon Technologies AGInventor: Jaime Estevez
-
Patent number: 8378399Abstract: According to one embodiment, a backside illumination solid-state imaging device includes a semiconductor layer, a first light-receiving unit and a second light-receiving unit, a circuit unit, an impurity isolation layer, and a light-shielding film. A first light-receiving unit and a second light-receiving unit are formed adjacent to each other in the semiconductor layer, convert light applied from a lower surface side of the semiconductor layer into a signal, and store electric charges. A circuit unit is formed on an upper surface of the semiconductor layer. An impurity isolation layer is formed to reach to the upper surface from the lower surface in the semiconductor layer and isolates the first light-receiving unit from the second light-receiving unit. A light-shielding film is formed on part of the lower surface side in the impurity isolation layer so as to extend from the lower surface to the upper surface.Type: GrantFiled: July 13, 2011Date of Patent: February 19, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Motohiro Maeda
-
Patent number: 8368161Abstract: A solid-state image capturing device includes, in a semiconductor substrate, a photoelectric conversion section which performs photoelectric conversion on incident light to obtain signal charges; a pixel transistor section which outputs the signal charges generated in the photoelectric conversion section; a peripheral circuit section which is formed in the periphery of a pixel section including the photoelectric conversion section and the pixel transistor section; and isolation areas which electrically separate the photoelectric conversion section, the pixel transistor section, and the peripheral circuit section from each other. The isolation areas in the periphery of the pixel transistor section each have an insulating section formed higher than a surface of the semiconductor substrate. A first gate electrode of a transistor of the pixel transistor section is formed between the insulating sections and on the semiconductor substrate with a gate insulating film interposed therebetween.Type: GrantFiled: February 24, 2010Date of Patent: February 5, 2013Assignee: Sony CorporationInventors: Fumihiko Koga, Yoshiharu Kudoh
-
Publication number: 20130026595Abstract: A semiconductor light-receiving device includes a semiconductor light-receiving element that has a first electrode and a second electrode, a first wiring coupled to the first electrode, and a second wiring coupled to the second electrode, a width of the second wiring being smaller than a width of the first wiring.Type: ApplicationFiled: July 26, 2012Publication date: January 31, 2013Applicant: SUMITOMO ELECTRIC DEVICE INNOVATIONS, INC.Inventor: Yuji Koyama
-
Patent number: 8362354Abstract: A photovoltaic apparatus includes a second groove so formed as to cut at least an intermediate layer, an insulating member so formed as to cover at least a cut portion of the intermediate layer in the second groove and extend along an upper surface of a second photoelectric conversion layer, and a third groove so formed as to pass through a first photoelectric conversion layer, the intermediate layer, the second photoelectric conversion layer and the insulating member on a region opposite to a first groove with respect to the second groove, wherein the insulating member is so formed as to extend up to at least a region opposite to the first groove with respect to the third groove.Type: GrantFiled: July 8, 2008Date of Patent: January 29, 2013Assignee: Sanyo Electric Co., Ltd.Inventor: Wataru Shinohara
-
Patent number: 8362412Abstract: A solid-state image pickup element includes: (A) a light receiving/charge accumulating region formed in a semiconductor layer and formed by laminating M (where M?2) light receiving/charge accumulating layers; (B) a charge outputting region formed in the semiconductor layer; (C) a depletion layer forming region formed of a part of the semiconductor layer, the part of the semiconductor layer being situated between the light receiving/charge accumulating region and the charge outputting region; and (D) a control electrode region for controlling a state of formation of a depletion layer in the depletion layer forming region, wherein the solid-state image pickup element further includes a light receiving/charge accumulating layer extending section extending from each light receiving/charge accumulating layer to the depletion layer forming region.Type: GrantFiled: December 23, 2009Date of Patent: January 29, 2013Assignee: Sony CorporationInventors: Takashi Kubodera, Akihiro Nakamura, Kaneyoshi Takeshita
-
Publication number: 20130009269Abstract: An imaging system may include an imager integrated circuit with frontside components such as imaging pixels and backside components. The imager integrated circuit may also include mirrored alignment marks formed with the frontside components. As part of forming the backside components, the integrated circuit may be flipped over such that the mirrored alignment marks are no longer mirrored and are readable by alignment systems. The formerly mirrored alignment marks may be used by the alignment systems in aligning the backside components with the frontside components in the imager integrated circuit (e.g., in forming the backside components in alignment with the frontside components).Type: ApplicationFiled: December 2, 2011Publication date: January 10, 2013Inventors: Gianluca Testa, Giovanni De Amicis
-
Patent number: 8350351Abstract: A semiconductor light receiving device includes: a first semiconductor light receiving element that is provided on a semiconductor substrate and has a mesa structure having an upper electrode to be coupled to an electrode wiring of a mounting carrier and a lower electrode; a first mesa that is provided on the semiconductor substrate and has an upper electrode coupled electrically to a lower electrode of the first semiconductor light receiving element with a wiring provided on the semiconductor substrate; and a second mesa that is provided on the semiconductor substrate and has an upper electrode that has a same electrical potential as the upper electrode of the first semiconductor light receiving element when coupled to the electrode wiring on the mounting carrier.Type: GrantFiled: September 29, 2010Date of Patent: January 8, 2013Assignee: Sumitomo Electric Device Innovations, Inc.Inventor: Yuji Koyama
-
Patent number: 8344244Abstract: A solar cell includes a p-type semiconductor substance, and an n-type semiconductor substance. The p-type semiconductor substance and the n-type semiconductor substance form a pn junction or a pin junction, and the p-type semiconductor substance or the n-type semiconductor substance includes a structure film having a plurality of carbon nanotubes electrically connected to each other.Type: GrantFiled: March 11, 2011Date of Patent: January 1, 2013Assignee: Fuji Xerox Co., Ltd.Inventors: Kei Shimotani, Chikara Manabe, Takashi Morikawa
-
Patent number: 8339494Abstract: An image sensor includes front-side and backside photodetectors of a first conductivity type disposed in a substrate layer of the first conductivity type. A front-side pinning layer of a second conductivity type is connected to a first contact. The first contact receives a predetermined potential. A backside pinning layer of the second conductivity type is connected to a second contact. The second contact receives an adjustable and programmable potential.Type: GrantFiled: July 29, 2011Date of Patent: December 25, 2012Assignee: Truesense Imaging, Inc.Inventors: John P. McCarten, Robert Michael Guidash
-
Publication number: 20120313211Abstract: A solid-state image pickup device includes: a silicon layer; a pixel portion formed in the silicon layer for processing and outputting signal charges obtained by carrying out photoelectric conversion for incident lights; an alignment mark formed in a periphery of the pixel portion and in the silicon layer; and a contact portion through which a first electrode within a wiring layer formed on a first surface of the silicon layer, and a second electrode formed on a second surface opposite to the first surface of the silicon layer through an insulating film are connected, wherein the alignment mark and the contact portion are formed from conductive layers made of the same conductive material and formed within respective holes each extending completely through the silicon layer through respective insulating layers made of the same material.Type: ApplicationFiled: August 20, 2012Publication date: December 13, 2012Applicant: SONY CORPORATIONInventors: Keiichi NAKAZAWA, Takayuki ENOMOTO
-
Patent number: 8320037Abstract: An electro-optic device is provided. The electro-optic device includes a junction layer disposed between a first conductivity type semiconductor layer and a second conductivity type semiconductor layer to which a reverse vias voltage is applied. The first conductivity type semiconductor layer and the second conductivity type semiconductor layer have an about 2 to 4-time doping concentration difference therebetween, thus making it possible to provide the electro-optic device optimized for high speed, low power consumption and high integration.Type: GrantFiled: January 5, 2010Date of Patent: November 27, 2012Assignee: Electronics and Telecommunications Research InstituteInventors: Jeong Woo Park, Jongbum You, Gyungock Kim
-
Publication number: 20120292731Abstract: A light-receiving device array includes a photodiode array that is provided with plural light-receiving sections each of which includes a first conductivity type electrode and a second conductivity type electrode, and a carrier, wherein the carrier includes plural pair of electric lines each of which is formed from a first electric line connected to the first conductivity type electrode of each light-receiving section, and a second electric line connected to the second conductivity type electrode of the light-receiving section, a first ground electrode that extends between one pair of electric lines of the plural pair of electric lines and a pair of electric lines adjacent to the one pair of electric lines, and a second ground electrode that is formed on a part of the rear surface and is electrically connected to the first ground electrode.Type: ApplicationFiled: May 7, 2012Publication date: November 22, 2012Applicant: OPNEXT JAPAN, INC.Inventors: Takashi TOYONAKA, Takuma BAN, Hiroshi HAMADA
-
Patent number: 8314469Abstract: An image sensor structure and a method for making the image sensor structure, for avoiding or mitigating lens shading effect. The image sensor structure includes a substrate, a sensor array disposed at the surface of the substrate, a dielectric layer covering the sensor array, wherein the dielectric layer includes a top surface having a dishing structure, an under layer filled into the dishing structure and having a refraction index greater than that of the dielectric layer, a filter array disposed on the under layer corresponding to the sensor array, and a microlens array disposed above the filter array. A top layer may be additionally disposed to cover the filter array and the microlens array is disposed on the top layer.Type: GrantFiled: September 4, 2009Date of Patent: November 20, 2012Assignee: United Microelectronics Corp.Inventor: Cheng-Hung Yu
-
Publication number: 20120280350Abstract: According to one embodiment, a position sensitive detector (PSD) comprises a plurality of layers, including a substrate layer, an absorber layer, a barrier layer, a sheet layer, and a contact layer. The absorber layer absorbs incident photons such that the absorbed photons excite positive charges and negative charges in the absorber layer. The barrier layer collects a photocurrent from the absorber layer, the photocurrent comprising either the positive charges or the negative charges. The sheet layer provides resistance to control the flow of the photocurrent between a point of incidence of the photons and a plurality of interconnect contacts. The contact layer comprises the interconnect contacts, each interconnect contact operable to conduct the photocurrent to one or more electrical components external to the PSD. The position sensitive detector facilitates determining the point of incidence of the photons according to a relative amount of photocurrent associated with each interconnect contact.Type: ApplicationFiled: May 3, 2011Publication date: November 8, 2012Applicant: Raytheon CompanyInventors: Edward Peter Gordon Smith, Borys Kolasa
-
Publication number: 20120267740Abstract: A method of manufacturing a semiconductor device includes bonding a first semiconductor wafer including a first substrate and a first insulating layer formed to contact one surface of the first substrate, and a second semiconductor wafer including a second substrate and a second insulating layer, forming a third insulating layer, performing etching so that the second insulating layer remains on a second wiring layer, forming a first connection hole, forming an insulating film on the first connection hole, performing etching of the second insulating layer and the insulating film, forming a second connection hole, and forming a first via formed in inner portions of the connection holes and connected to the second wiring layer, wherein a diameter of the first connection hole formed on the other surface of the first substrate is greater than a diameter of the first connection hole formed on the third insulating layer.Type: ApplicationFiled: April 11, 2012Publication date: October 25, 2012Applicant: SONY CORPORATIONInventor: Masaki Okamoto
-
Patent number: 8294025Abstract: Lateral collection photovoltaic (LCP) structures based on micro- and nano-collecting elements are used to collect photogenerated carriers. In one set of embodiments, the collecting elements are arrayed on a conducting substrate. In certain versions, the collecting elements are substantially perpendicular to the conductor. In another set of embodiments, the micro- or nano-scale collecting elements do not have direct physical and electrical contact to any conducting substrate. In one version, both anode and cathode electrodes are laterally arrayed. In another version, the collecting elements of one electrode are a composite wherein a conductor is separated by an insulator, which is part of each collector element, from the opposing electrode residing on the substrate. In still another version, the collection of one electrode structure is a composite containing both the anode and the cathode collecting elements for collection. An active material is positioned among the collector elements.Type: GrantFiled: January 10, 2008Date of Patent: October 23, 2012Assignee: Solarity, LLCInventors: Stephen J. Fonash, Handong Li, David Stone
-
Patent number: 8283746Abstract: A solid state imaging device having a back-illuminated type structure in which a lens is formed on the back side of a silicon layer with a light-receiving sensor portion being formed thereon. Insulating layers are buried into the silicon layer around an image pickup region, with the insulating layer being buried around a contact layer that connects an electrode layer of a pad portion and an interconnection layer of the surface side. A method of manufacturing such a solid-state imaging device is also provided.Type: GrantFiled: March 19, 2007Date of Patent: October 9, 2012Assignee: Sony CorporationInventors: Yuichi Yamamoto, Hayato Iwamoto
-
Patent number: 8283739Abstract: Electrical energy generation apparatuses, in which a solar battery device and a piezoelectric device are combined in a single body by using a plurality of nano wires formed of a semiconductor material having piezoelectric properties.Type: GrantFiled: February 17, 2010Date of Patent: October 9, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Young-jun Park, Seung-nam Cha
-
Patent number: 8278728Abstract: An octagonal structure of photodiodes using standard CMOS technology has been developed to serve as a de-multiplexer for spatially multiplexed fiber optic communication systems.Type: GrantFiled: October 17, 2009Date of Patent: October 2, 2012Assignee: Florida Institute of TechnologyInventor: Syed Murshid
-
Publication number: 20120235272Abstract: A range image sensor 1 is provided with a semiconductor substrate 1A having a light incident surface 1BK and a surface 1FT opposite to the light incident surface 1BK, a photogate electrode PG, first and second gate electrodes TX1, TX2, first and second semiconductor regions FD1, FD2, and a third semiconductor region SR1. The photogate electrode PG is provided on the surface 1FT. The first and second gate electrodes TX1, TX2 are provided next to the photogate electrode PG. The first and second semiconductor regions FD1, FD2 accumulate respective charges flowing into regions immediately below the respective gate electrodes TX1, TX2. The third semiconductor region SR1 is located away from the first and second semiconductor regions FD1, FD2 and on the light incident surface 1BK side and has the conductivity type opposite to that of the first and second semiconductor regions FD1, FD2.Type: ApplicationFiled: June 4, 2012Publication date: September 20, 2012Inventors: Mitsuhito MASE, Takashi SUZUKI, Tomohiro YAMAZAKI
-
Patent number: 8258595Abstract: Provided are an image sensor and a method for manufacturing the same. The image sensor comprises a substrate, a bonding silicon, an interlayer dielectric, a first contact plug, a second contact plug, a second metal interconnection, and a color filter layer and a microlens. The substrate comprises a first metal interconnection. The bonding silicon is formed on the substrate, and comprises a plurality of impurity regions. The interlayer dielectric is formed on the bonding silicon. The first contact plug penetrates the bonding silicon and is electrically connected to the first metal interconnection. The second contact plug penetrates the interlayer dielectric and is connected to a surface of the bonding silicon. The second metal interconnection is formed on the interlayer dielectric, and is connected to the second contact plug. The color filter layer and a microlens are formed over the second metal interconnection.Type: GrantFiled: November 9, 2009Date of Patent: September 4, 2012Assignee: Dongbu Hitek Co., Ltd.Inventor: Seoung Hyun Kim
-
Publication number: 20120217498Abstract: A photoelectric converter according to the present invention includes an insulating layer, a plurality of lower electrodes that are mutually spaced and disposed on the insulating layer, a photoabsorption layer made of a chalcopyrite compound semiconductor and formed to cover the plurality of lower electrodes all together, and a transparent conductive film formed to cover the photoabsorption layer. Variation of sensitivity among pixels due to influence (damage) by etching of the photoabsorption layer is thereby eliminated and a pixel aperture ratio can be made 100%.Type: ApplicationFiled: August 31, 2010Publication date: August 30, 2012Applicant: ROHM CO., LTD.Inventors: Takamitsu Yamanaka, Goro Nakatani, Osamu Matsushima, Kenichi Miyazaki
-
Publication number: 20120217607Abstract: A wiring board with a built-in imaging element includes a substrate having an accommodation portion and a first surface and a second surface on the opposite side of the first surface, an imaging device having a light receiver and positioned in the accommodation portion of the substrate such that the light receiver faces the first surface of the substrate, and a buildup structure formed on the first surface of the substrate and having insulation layers and conductive layers. The buildup structure has an opening portion formed such that the light receiver of the imaging device is exposed from the opening portion of the buildup structure, and the insulation layers in the buildup structure include a first insulation layer formed on the first surface of the substrate.Type: ApplicationFiled: February 23, 2012Publication date: August 30, 2012Applicant: IBIDEN CO., LTD.Inventors: Nobuhiro HANAI, Takaya Endo, Mitsuhiro Tomikawa
-
Patent number: 8253213Abstract: A photoelectric conversion element of the present invention comprises: a first semiconductor layer of a first conductivity type; a first electrode arranged on the back side of the first semiconductor layer a second semiconductor layer of a second conductivity type, the second semiconductor layer on the light-receiving side of the first semiconductor layer; a light-receiving face-side electrode provided on the light-receiving side of the second semiconductor layer; a second electrode arranged on the back side of the first semiconductor layer, and electrically separated from the first semiconductor layer, but connected to the second semiconductor layer; and a penetrating-connecting section penetrating the first semiconductor layer, and connecting the light-receiving face-side electrode with the second electrode, wherein the photoelectric conversion element is characterized in that the first electrode and the second electrode are arranged equidistantly apart from a central axis passing through a center of the phType: GrantFiled: December 7, 2011Date of Patent: August 28, 2012Assignee: Sharp Kabushiki KaishaInventors: Akiko Tsunemi, Satoshi Okamoto
-
Patent number: 8247881Abstract: A device that includes a signal generating unit having a surface that can receive photons, a first metal structure located on the surface of the signal generating unit, and a second metal structure located on the surface of the signal generating unit. The second metal structure being spaced apart from the first metal structure.Type: GrantFiled: April 27, 2009Date of Patent: August 21, 2012Assignee: University of Seoul Industry Cooperation FoundationInventor: Doyeol Ahn
-
Publication number: 20120200841Abstract: A first photoelectric conversion element, which detects light and converts the light into photoelectrons has: one first MOS diode having a first electrode formed on a semiconductor base body with an insulator therebetween; and a plurality of second MOS diodes, each of which has a second electrode formed on the semiconductor base body with the insulator therebetween. The first electrode of the first MOS diode has, when viewed from the upper surface, a comb-like shape wherein a plurality of branch portions are branched from one electrode portion. Each second electrode of each of the second MOS diodes is, when viewed from the upper surface, separated from the first electrode, and is disposed to nest between the branch portions of the first electrode.Type: ApplicationFiled: October 1, 2010Publication date: August 9, 2012Applicant: HONDA MOTOR CO., LTD.Inventors: Tomoyuki Kamiyama, Keisuke Korekado
-
Publication number: 20120200842Abstract: A first photoelectric conversion element, which detects light and converts the light into photoelectrons has: one MOS diode having an electrode formed on a semiconductor base body with an insulator therebetween; and a plurality of embedded photodiodes formed in the semiconductor base body. The electrode of the MOS diode has, when viewed from the upper surface, a comb-like shape wherein a plurality of branch portions are branched from one electrode portion. Each of the embedded photodiodes is disposed to nest between the branch portions of the electrode when viewed from the upper surface.Type: ApplicationFiled: October 1, 2010Publication date: August 9, 2012Applicant: HONDA MOTOR CO., LTD.Inventors: Tomoyuki Kamiyama, Keisuke Korekado
-
Patent number: 8232131Abstract: An image sensor module includes a semiconductor chip. Photodiode units are disposed in an active region of the semiconductor chip to convert light into electric signals. Pads are disposed in a peripheral region formed around the active region and the pads are electrically connected to the photodiode units. A connecting region is formed around the peripheral region. Re-distribution layers are electrically connected to respective pads and extend to the connecting region. A transparent substrate covers the photodiode units and the pads and exposes at least a portion of the re-distribution layers. Connecting layers are electrically connected to the respective re-distribution layers and extend to a top surface of the transparent substrate. Connecting members are connected to the respective connecting layers disposed on the top surface of the transparent substrate.Type: GrantFiled: March 8, 2011Date of Patent: July 31, 2012Assignee: Hynix Semiconductor Inc.Inventor: Sung Min Kim
-
Publication number: 20120181650Abstract: A range image sensor 1 is provided with a semiconductor substrate 1A having a light incident surface 1BK and a surface 1FT opposite to the light incident surface 1BK, a photogate electrode PG, first and second gate electrodes TX1, TX2, first and second semiconductor regions FD1, FD2, and a third semiconductor region SR1. The photogate electrode PG is provided on the surface 1FT. The first and second gate electrodes TX1, TX2 are provided next to the photogate electrode PG The first and second semiconductor regions FD1, FD2 accumulate respective charges flowing into regions immediately below the respective gate electrodes TX1, TX2. The third semiconductor region SR1 is located away from the first and second semiconductor regions FD1, FD2 and on the light incident surface 1BK side and has the conductivity type opposite to that of the first and second semiconductor regions FD1, FD2.Type: ApplicationFiled: November 18, 2010Publication date: July 19, 2012Applicant: HAMAMATSU PHOTONICS K.K.Inventors: Mitsuhito Mase, Takashi Suzuki, Tomohiro Yamazaki
-
Patent number: 8222710Abstract: The present disclosure provides an image sensor semiconductor device. The image sensor semiconductor device includes an image sensor disposed in a semiconductor substrate, an inter-level dielectric (ILD) layer disposed on the semiconductor substrate, inter-metal-dielectric (IMD) layers and multi-layer interconnects (MLI) formed on the ILD layer, and a color filter formed in at least one of the IMD layers and overlying the image sensor.Type: GrantFiled: June 12, 2009Date of Patent: July 17, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jhy-Ming Hung, Jen-Cheng Liu, Dun-Nian Yaung, Chun-Chieh Chuang
-
Patent number: 8198696Abstract: This invention comprises manufacture of photovoltaic cells by deposition of thin film photovoltaic junctions on metal foil substrates. The photovoltaic junctions may be heat treated if appropriate following deposition in a continuous fashion without deterioration of the metal support structure. In a separate operation, an interconnection substrate structure is provided, optionally in a continuous fashion. Multiple photovoltaic cells are then laminated to the interconnection substrate structure and conductive joining methods are employed to complete the array. In this way the interconnection substrate structure can be uniquely formulated from polymer-based materials employing optimal processing unique to polymeric materials. Furthermore, the photovoltaic junction and its metal foil support can be produced in bulk without the need to use the expensive and intricate material removal operations currently taught in the art to achieve series interconnections.Type: GrantFiled: October 6, 2011Date of Patent: June 12, 2012Inventor: Daniel Luch
-
Publication number: 20120133015Abstract: A photoelectric conversion element of the present invention comprises: a first semiconductor layer of a first conductivity type; a first electrode arranged on the back side of the first semiconductor layer a second semiconductor layer of a second conductivity type, the second semiconductor layer on the light-receiving side of the first semiconductor layer; a light-receiving face-side electrode provided on the light-receiving side of the second semiconductor layer; a second electrode arranged on the back side of the first semiconductor layer, and electrically separated from the first semiconductor layer, but connected to the second semiconductor layer; and a penetrating-connecting section penetrating the first semiconductor layer, and connecting the light-receiving face-side electrode with the second electrode, wherein the photoelectric conversion element is characterized in that the first electrode and the second electrode are arranged equidistantly apart from a central axis passing through a center of the phType: ApplicationFiled: December 7, 2011Publication date: May 31, 2012Applicant: Sharp Kabushiki KaishaInventors: Akiko TSUNEMI, Satoshi OKAMOTO
-
Patent number: 8188604Abstract: A semiconductor device capable of preventing a crack from occurring in an electrode layer exposed through a through hole which is formed in a semiconductor substrate and a method of manufacturing the semiconductor device. In exemplary embodiments, a through via and an opening in a passivation film are disposed so that an opening diameter of the through via is larger than an opening diameter of the opening of the passivation film, and an opening edge of the through via is located outside an opening edge of the opening of the passivation film. In other embodiments, the through via and the opening of the passivation film are disposed so that the opening edge of the through via is disposed at a location which does not overlap with the opening edge (opening edge of a portion in contact with a pad electrode) of the opening of the passivation film.Type: GrantFiled: March 2, 2009Date of Patent: May 29, 2012Assignee: Oki Semiconductor Co., Ltd.Inventor: Shigeru Yamada
-
Patent number: 8174087Abstract: The present invention is to provide an electromagnetic wave detecting element that can prevent a decrease in light utilization efficiency at sensor portions. The sensor portions are provided so as to correspond to respective intersection portions of scan lines and signal lines, and have semiconductor layer that generate charges due to electromagnetic waves being irradiated, and at whose electromagnetic wave irradiation surface sides upper electrodes are formed, and at whose electromagnetic wave non-irradiation surface sides lower electrodes are formed. Bias voltage is supplied to the respective upper electrodes via respective contact holes by a common electrode line that is formed further toward an electromagnetic wave downstream side than the semiconductor layer.Type: GrantFiled: January 22, 2009Date of Patent: May 8, 2012Assignee: FUJIFILM CorporationInventor: Yoshihiro Okada
-
Patent number: 8174088Abstract: Storage capacitors Ctd and Cts are provided alternately side by side sequentially in a row direction. Each of the storage capacitors Ctd and Cts has an electrode layer 21 constituting a signal electrode and an upper side electrode layer 23 and a lower side electrode layer 28 constituting a fixed potential electrode. The signal electrodes of the respective storage capacitors Ctd and Cts are electrically independent of each other. The fixed potential electrodes of the respective storage capacitors Ctd and Cts are electrically connected to each other and connected to the ground etc. Contact holes 26a and 26b that connect the electrode layers 23 and 28 are provided between the electrode layers 21 of the neighboring storage capacitors Ctd and Cts so as to occupy 52% or more of the opposed area of the second electrode sections of two neighboring storage capacitors.Type: GrantFiled: February 19, 2010Date of Patent: May 8, 2012Assignee: Nikon CorporationInventor: Atsushi Komai