Including Dielectric Isolation Means Patents (Class 257/506)
-
Patent number: 8551886Abstract: A method for semiconductor processing is provided wherein a workpiece having an underlying body and a plurality of features extending therefrom, is provided. A first set of the plurality of features extend from the underlying body to a first plane, and a second set of the plurality features extend from the underlying body to a second plane. A protection layer overlies each of the plurality of features and an isolation layer overlies the underlying body and protection layer, wherein the isolation has a non-uniform first oxide density associated therewith. The isolation layer anisotropically etched based on a predetermined pattern, and then isotropically etched, wherein a second oxide density of the isolation layer is substantially uniform across the workpiece. The predetermined pattern is based, at least in part, on a desired oxide density, a location and extension of the plurality of features to the first and second planes.Type: GrantFiled: April 9, 2008Date of Patent: October 8, 2013Assignee: Texas Instruments IncorporatedInventors: Kyle P. Hunt, Leila Elvira Noriega, Billy Alan Wofford, Asadd M. Hosein, Binghua Hu, Xinfen Chen
-
Patent number: 8552523Abstract: A method for manufacturing a semiconductor device is disclosed. The method includes forming a shallow trench isolation (STI) region extending in a first direction on a semiconductor substrate, forming a mask layer extending in a second direction that intersects with the first direction on the semiconductor substrate and forming a trench on the semiconductor substrate by using the STI region and the mask layer as masks. In addition, the method includes forming a charge storage layer so as to cover the trench and forming a conductive layer on side surfaces of the trench and the mask layer. Word lines are formed from the conductive layer on side surfaces of the trench that oppose in the first direction by etching. The word lines are separated from each other and extend in the second direction.Type: GrantFiled: August 9, 2011Date of Patent: October 8, 2013Assignee: Spansion LLCInventors: Fumiaki Toyama, Fumihiko Inoue
-
Publication number: 20130256829Abstract: An AlGaN/GaN HEMT includes a compound semiconductor stack structure; an element isolation structure which demarcates an element region on the compound semiconductor stack structure; a first insulating film which is formed on the element region and is not formed on the element isolation structure; a second insulating film which is formed on at least the element isolation structure and is higher in hydrogen content than the first insulating film; and a gate electrode which is formed on the element region of the compound semiconductor stack structure via the second insulating film.Type: ApplicationFiled: March 17, 2013Publication date: October 3, 2013Applicant: FUJITSU LIMITEDInventor: Toshihide KIKKAWA
-
Publication number: 20130256828Abstract: Provided are a semiconductor device and a method of fabricating the same. The semiconductor device may include a substrate including first and second junction regions, a word line buried in the substrate, a bit line provided over the word line to cross the word line, a first contact provided between the substrate and the bit line and electrically connected to the first junction region, and a second contact provided between the bit lines and electrically connected to the second junction region. An overlapping area of a lower portion of the second contact may be greater than an overlapping area of an upper portion of the second contact with respect to the second junction region.Type: ApplicationFiled: December 31, 2012Publication date: October 3, 2013Inventors: WONCHUL LEE, Eun A. KIM, Ja Young LEE
-
Patent number: 8546909Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes an element region, a gate insulating film, a first gate electrode, an intergate insulating film, a second gate electrode and an element isolation region. The gate insulating film is formed on the element region. The first gate electrode is formed on the gate insulating film. The intergate insulating film is formed on the first gate electrode and has an opening. The second gate electrode is formed on the intergate insulating film and in contact with the first gate electrode via the opening. The element isolation region encloses a laminated structure formed by the element region, the gate insulating film, and the first gate electrode. The air gap is formed between the element isolation region and side surfaces of the element region, the gate insulating film and the first gate electrode.Type: GrantFiled: September 16, 2011Date of Patent: October 1, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Mitsuhiko Noda, Hiroyuki Kutsukake, Mitsuhiro Noguchi
-
Patent number: 8546888Abstract: Methods and apparatus are provided. An isolation region is formed by lining a trench formed in a substrate with a first dielectric layer by forming the first dielectric layer adjoining exposed substrate surfaces within the trench using a high-density plasma process, forming a layer of spin-on dielectric material on the first dielectric layer so as to fill a remaining portion of the trench, and densifying the layer of spin-on dielectric material.Type: GrantFiled: June 20, 2011Date of Patent: October 1, 2013Assignee: Micron Technology, Inc.Inventors: Zailong Bian, Xiaolong Fang
-
Publication number: 20130249049Abstract: Embodiments of the invention provide dielectric films and low-k dielectric films and methods for making dielectric and low-k dielectric films. Dielectric films are made from carbosilane-containing precursors. In embodiments of the invention, dielectric film precursors comprise attached porogen molecules. In further embodiments, dielectric films have nanometer-dimensioned pores.Type: ApplicationFiled: May 14, 2013Publication date: September 26, 2013Inventors: DAVID J. MICHALAK, JAMES M. BLACKWELL, JAMES S. CLARKE
-
Publication number: 20130249048Abstract: A semiconductor device with an isolation layer buried in a trench includes an interface layer formed on the surface of the trench, a buffer layer formed in the interface layer at a bottom corner of the trench, a liner layer formed over the interface layer, and a gap-fill layer gap-filling the trench over the liner layer. The trench includes a micro-trench formed at the bottom corner thereof, and the buffer layer fills the micro-trench.Type: ApplicationFiled: July 9, 2012Publication date: September 26, 2013Inventors: Hyung-Hwan KIM, Bong-Ho CHOI, Jin-Yul LEE, Seung-Seok PYO
-
Publication number: 20130249047Abstract: A through silicon via structure is provided, including a substrate, an isolation layer, a conductive layer and a dielectric layer. The substrate has a through-hole therein. The isolation layer is disposed on two sidewalls of the through-hole. The conductive layer is disposed in the through-hole and covers the isolation layer, and the conductive layer includes a first portion and a second portion, wherein the first portion fills a portion of the through-hole, and the second portion is located on the sidewalls in the other portion of the through-hole, such that the conductive layer has a concave part. The dielectric layer is disposed in the concave part and fills the concave part.Type: ApplicationFiled: March 26, 2012Publication date: September 26, 2013Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Chih-Hsiung Hung, Yi-Jen Lo
-
Patent number: 8541865Abstract: The present invention relates to a semiconductor device, comprising a semiconductor substrate (102) with a thickness of less than 100 micrometer and with a first substrate side and an opposite second substrate side. A plurality of at least four monolithically integrated Zener or avalanche diodes (164,166,168,170) with a reverse breakdown voltage of less than 20 V are defined in the semiconductor substrate and connected with each other in a series connection. The diodes are defined in a plurality of mutually isolated substrate islands (120,122,124,126) in the semiconductor substrate, at least one diode per substrate island. The substrate islands are laterally surrounded by through-substrate isolations extending from the first to the second substrate side and comprising a filling (128) that electrically isolates a respective substrate island from a respective laterally surrounding area of the semiconductor substrate.Type: GrantFiled: October 22, 2008Date of Patent: September 24, 2013Assignee: NXP B.V.Inventors: Jean-Marc Yannou, Johannes Van Zwol, Emmanuel Savin
-
Patent number: 8541863Abstract: An electrically programmable read only memory (EPROM) BIT cell structure formed on a semiconductor substrate comprises an N-type epitaxial layer formed on the semiconductor substrate, an N-type well region formed in the epitaxial layer, LOCOS field oxide formed at the periphery of the well region to define an active device region in the well region, a field oxide ring formed in the active region and space-apart from the LOCOS field oxide to define an EPROM BIT cell region, and an EPROM BIT cell formed in the EPROM BIT cell region.Type: GrantFiled: November 29, 2010Date of Patent: September 24, 2013Assignee: National Semiconductor CorporationInventors: Venkat Raghavan, Andrew Strachan
-
Patent number: 8541864Abstract: A method of forming a semiconductor structure includes forming a resistor on an insulator layer over a substrate, and forming at least one dielectric layer over the resistor. The method also includes forming a substrate contact through the at least one dielectric layer, through the resistor, through the insulator layer, and into the substrate. The substrate contact comprises a high thermal conductivity material.Type: GrantFiled: August 17, 2012Date of Patent: September 24, 2013Assignee: International Business Machines CorporationInventors: Joseph M. Lukaitis, Jed H. Rankin, Robert R. Robison, Dustin K. Slisher, Timothy D. Sullivan
-
Publication number: 20130241028Abstract: An SOI substrate and a method for forming the SOI substrate are provided. An SOI substrate can be formed by forming a silicon-germanium layer on a first baseplate. A top silicon layer can be formed on the silicon-germanium layer. A first insulating layer can be formed on the top silicon layer. An ion implanted layer can be formed in one of the silicon-germanium layer and the first baseplate. A second baseplate can be bonded to the first insulating layer. A first annealing process can be performed to anneal and split the one of the silicon-germanium layer and the first baseplate at the ion implanted layer. The silicon-germanium layer can be removed from the top silicon layer to expose the top silicon layer and to form the SOI substrate comprising the first insulating layer formed between the top silicon layer and the second baseplate.Type: ApplicationFiled: March 12, 2013Publication date: September 19, 2013Applicant: SEMICONDUCTOR MANUFACTURING INTERNATIONAL CORP.Inventor: SEMICONDUCTOR MANUFACTURING INTERNATIONAL CORP.
-
Publication number: 20130241029Abstract: There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP1 of relatively wider area and the second dummy pattern DP2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP1 occupy a relatively wide region among the dummy region FA.Type: ApplicationFiled: April 8, 2013Publication date: September 19, 2013Applicants: HITACHI ULSI SYSTEMS CO., LTD., RENESAS ELECTRONICS CORPORATIONInventors: Kenichi KURODA, Kozo WATANABE, Hirohiko YAMAMOTO
-
Publication number: 20130241034Abstract: A through silicon via (TSV) and a deep trench capacitor (DTCap) or a deep trench isolation (DTI) are simultaneously formed on the same substrate by a single mask and a single reactive ion etching (RIE). The TSV trench is wider and deeper that the DTCap or DTI trench. The TSV and DTCap or DTI are formed with different dielectric materials on the trench sidewalls. The TSV and DTCap or DTI are perfectly aligned.Type: ApplicationFiled: May 2, 2013Publication date: September 19, 2013Applicant: International Business Machines CorporationInventors: Kangguo Cheng, Mukta G. Farooq, Louis L. Hsu
-
Publication number: 20130241026Abstract: A device including a first layer of first transistors interconnected by at least one first interconnection layer, wherein the first interconnection layer includes copper or aluminum, a second layer including second transistors, the second layer overlaying the first interconnection layer, wherein the second layer is less than 2 micron thick, wherein the second layer has a coefficient of thermal expansion; and a connection path connecting at least one of the second transistors to the first interconnection layer, wherein the connection path includes at least one through-layer via, and wherein the through-layer via includes material whose co-efficient of thermal expansion is within 50 percent of the second layer coefficient of thermal expansion.Type: ApplicationFiled: March 17, 2012Publication date: September 19, 2013Inventors: Zvi Or-Bach, Deepak C. Sekar, Brian Cronquist
-
Publication number: 20130241027Abstract: A semiconductor device can include an isolation region that defines a plurality of active regions. The plurality of active regions can include an upper surface having a short axis in a first direction and a long axis in a second direction. The plurality of active regions can be repeatedly disposed along the first direction and along the second direction, and can be spaced apart from each other. The isolation region can include a first insulating layer being in contact with side walls of a short axis pair of active regions which can be the closest active regions in the first direction among the plurality of active regions, and continuously extending along a first shortest distance between the short axis pair of active regions.Type: ApplicationFiled: February 21, 2013Publication date: September 19, 2013Applicant: Samsung Electronics Co., Ltd.Inventors: Sei-lyn Kwak, Se-myeong Jang, Min-sung Kang, Yun-jae Lee, Hyeon-kyu Lee
-
Patent number: 8536674Abstract: A method includes providing a substrate with at least one semiconducting layer. The method also includes forming a plurality of isolation barriers within the at least one semiconducting layer, thereby forming a plurality of device islands. The method further includes inserting a plurality of electronic devices into a portion of the at least one semiconducting layer such that each electronic device is substantially isolated from each other electronic device by the device islands.Type: GrantFiled: December 20, 2010Date of Patent: September 17, 2013Assignee: General Electric CompanyInventors: Cheng-Po Chen, Emad Andarawis Andarawis, Vinayak Tilak, Zachary Stum
-
Publication number: 20130234280Abstract: A manufacturing method of STI in DRAM includes the following steps. Step 1 is providing a substrate and step 2 is forming at least one trench in the substrate. Step 3 is doping at least one of side portions and bottom portions of the trench with a dopant. Step 4 is forming an oxidation inside the trench and step 5 is providing a planarization step to remove the oxidation. The stress of the corners of STI is reduced so as to modify the defect of the substrate and improve the DRAM variability in retention time.Type: ApplicationFiled: March 16, 2012Publication date: September 12, 2013Applicant: INOTERA MEMORIES, INC.Inventors: ARVIND KUMAR, ERIC LAHAUG, DEVESH KUMAR DATTA, KEEN WAH CHOW, CHIA MING YANG, CHIEN-CHI LEE, FREDERICK DAVID FISHBURN
-
Publication number: 20130234281Abstract: A method of forming an insulating spacer is disclosed that includes providing a base layer, providing an intermediate layer above an upper surface of the base layer, etching a first trench in the intermediate layer, depositing a first insulating material portion within the first trench, depositing a second insulating material portion above an upper surface of the intermediate layer, forming an upper layer above an upper surface of the second insulating material portion, etching a second trench in the upper layer, and depositing a third insulating material portion within the second trench and on the upper surface of the second insulating material portion. A wafer is also disclosed.Type: ApplicationFiled: April 23, 2013Publication date: September 12, 2013Applicant: Robert Bosch GmbHInventors: Andrew B. Graham, Gary Yama, Gary O'Brien
-
Patent number: 8530952Abstract: Memory cells and methods for programming and erasing a memory cell by utilizing a buried select line are described. A voltage potential may be generated between a source-drain region and the buried select line region of the memory cell to store charge in a storage region between the source-drain and buried select line regions. The generated voltage potential causes electrons to either tunnel towards the buried storage region to store electrical charge or away from the buried storage region to discharge electrical charge.Type: GrantFiled: August 23, 2007Date of Patent: September 10, 2013Assignee: Micron Technology, Inc.Inventor: Badih El-Kareh
-
Patent number: 8530286Abstract: A structure and method of fabrication thereof relate to a Deeply Depleted Channel (DDC) design, allowing CMOS based devices to have a reduced ?VT compared to conventional bulk CMOS and can allow the threshold voltage VT of FETs having dopants in the channel region to be set much more precisely. The DDC design also can have a strong body effect compared to conventional bulk CMOS transistors, which can allow for significant dynamic control of power consumption in DDC transistors. The semiconductor structure includes an analog device and a digital device each having an epitaxial channel layer where a single gate oxidation layer is on the epitaxial channel layer of NMOS and PMOS transistor elements of the digital device and one of a double and triple gate oxidation layer is on the epitaxial channel layer of NMOS and PMOS transistor elements of the analog device.Type: GrantFiled: December 17, 2010Date of Patent: September 10, 2013Assignee: SuVolta, Inc.Inventors: Lucian Shifren, Pushkar Ranade, Scott E. Thompson, Sachin R. Sonkusale, Weimin Zhang
-
Patent number: 8530999Abstract: A semiconductor component with straight insulation trenches formed in a semiconductor material providing semiconductor areas laterally insulated from each other. Each insulation trench has a uniform width along its longitudinal direction represented by a central line. The semiconductor component has an intersecting area into which at least three of the straight insulation trenches lead. A center of the intersecting area is defined as a point of intersection of the continuations of the center lines. A central semiconductor area disposed in the intersecting area is connected with one of the semiconductor areas and contains the center of the intersecting area.Type: GrantFiled: June 19, 2009Date of Patent: September 10, 2013Assignee: X-FAB Semiconductor Foundries AGInventors: Ralf Lerner, Uwe Eckoldt
-
Patent number: 8531000Abstract: An SOI wafer including: a supporting substrate 1; a BOX layer 2 provided above the supporting substrate 1, the BOX layer 2 being formed by a thermal oxidization; a gettering layer 3 provided immediately on the BOX layer 2 and mainly composed of a silicon which contains one or more of oxygen, carbon and nitrogen and contains at least oxygen; and an S layer 4 in which semiconductor devices are to be formed, the S layer 4 being mainly composed of a monocrystalline silicon.Type: GrantFiled: August 19, 2011Date of Patent: September 10, 2013Assignee: Panasonic CorporationInventor: Kenji Yoneda
-
Patent number: 8530998Abstract: Methods and apparatus for producing a semiconductor on insulator structure include: subjecting an implantation surface of a donor single crystal semiconductor wafer to an ion implantation process to create an exfoliation layer of the donor semiconductor wafer; bonding the implantation surface of the exfoliation layer to a glass substrate using electrolysis, wherein a liquidus viscosity of the glass substrate is about 100,000 Poise or greater.Type: GrantFiled: October 28, 2008Date of Patent: September 10, 2013Assignee: Corning IncorporatedInventors: Kishor Purushottam Gadkaree, Matthew John Dejneka, Adam James Ellison
-
Publication number: 20130228893Abstract: A trench isolation structure and a method of forming the same are provided. The trench isolation structure includes: a semiconductor substrate, and trenches formed on the surface of the semiconductor substrate and filled with a dielectric layer, wherein the material of the dielectric layer is a crystalline material. By using the present invention, the size of the divot can be reduced, and device performances can be improved.Type: ApplicationFiled: April 22, 2011Publication date: September 5, 2013Applicant: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Huicai Zhong, Chao Zhao, Qingqing Liang
-
Patent number: 8525290Abstract: A memory device includes an access device including a first doped semiconductor region having a first conductivity type, and a second doped semiconductor region having a second conductivity type opposite the first conductivity type. Both the first and the second doped semiconductor regions are formed in a single-crystalline semiconductor body, and define a p-n junction between them. The first and second doped semiconductor regions are implemented in isolated parallel ridges formed in the single-crystal semiconductor body. Each ridge is crenellated, and the crenellations define semiconductor islands; the first doped semiconductor region occupies a lower portion of the islands and an upper part of the ridge, and the second doped semiconductor region occupies an upper portion of the islands, so that the p-n junctions are defined within the islands.Type: GrantFiled: June 24, 2011Date of Patent: September 3, 2013Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Erh-Kun Lai, Hsiang-Lan Lung, Edward Kiewra
-
Patent number: 8525291Abstract: The cell size is reduced and device reliability is improved for a semiconductor device including plural transistors making up a multi-channel output circuit. In a multi-channel circuit configuration, a group of transistors having a common function of plural channels are surrounded by a common trench for insulated isolation from another group of transistors having another function. The collectors of mutually adjacent transistors on the high side are commonly connected to a VH power supply, whereas the emitters of mutually adjacent transistors on the low side are commonly connected to a GND power supply.Type: GrantFiled: June 13, 2012Date of Patent: September 3, 2013Assignee: Hitachi, Ltd.Inventors: Tomoyuki Miyoshi, Shinichiro Wada, Yohei Yanagida
-
Patent number: 8524567Abstract: Post programming resistance of a semiconductor fuse is enhanced by using an implantation to form an amorphous silicon layer and to break up an underlying high-?/metal gate. Embodiments include forming a shallow trench isolation (STI) region in a silicon substrate, forming a high-? dielectric layer on the STI region, forming a metal gate on the high-? dielectric layer, forming a polysilicon layer over the metal gate, performing an implantation to convert the polysilicon layer into an amorphous silicon layer, wherein the implantation breaks up the metal gate, and forming a silicide on the amorphous silicon layer. By breaking up the metal gate, electrical connection of the fuse contacts through the metal gate is eliminated.Type: GrantFiled: September 13, 2011Date of Patent: September 3, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Andreas Kurz, Maciej Wiatr
-
Patent number: 8525188Abstract: The invention provides a STI structure and method for forming the same. The STI structure includes a semiconductor substrate; a first trench embedded in the semiconductor substrate and filled up with a first dielectric layer; and a second trench formed on a top surface of the semiconductor substrate and interconnected with the first trench, wherein the second trench is filled up with a second dielectric layer, a top surface of the second dielectric layer is flushed with that of the semiconductor substrate, and the second trench has a width smaller than that of the first trench. The invention reduces dimension of divots and improves performance of the semiconductor device.Type: GrantFiled: January 27, 2011Date of Patent: September 3, 2013Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huicai Zhong, Qingqing Liang, Haizhou Yin
-
Publication number: 20130221440Abstract: A semiconductor device in which a semiconductor layer is formed on an insulating substrate with a front-end insulating layer interposed between the semiconductor layer and the insulating substrate is provided which is capable of preventing action of an impurity contained in the insulating substrate on the semiconductor layer and of improving reliability of the semiconductor device. In a TFT (Thin Film Transistor), boron is made to be contained in a region located about 100 nm or less apart from a surface of the insulating substrate so that boron concentration decreases at an average rate being about 1/1000-fold per 1 nm from the surface of the insulating substrate toward the semiconductor layer.Type: ApplicationFiled: March 25, 2013Publication date: August 29, 2013Applicants: NLT Technologies, Ltd., NEC CorporationInventors: NEC Corporation, NLT Technologies, Ltd.
-
Publication number: 20130221479Abstract: CMOS structures with a replacement substrate and methods of manufacture are disclosed herein. The method includes forming a device on a temporary substrate. The method further includes removing the temporary substrate. The method further includes bonding a permanent electrically insulative substrate to the device with a bonding structure.Type: ApplicationFiled: February 21, 2013Publication date: August 29, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: INTERNATIONAL BUSINESS MACHINES CORPORATION
-
Publication number: 20130221480Abstract: Methods of fabricating semiconductor devices and structures thereof are disclosed. In a preferred embodiment, a method of fabricating a semiconductor device includes providing a workpiece having a plurality of trenches formed therein, forming a liner over the workpiece, and forming a layer of photosensitive material over the liner. The layer of photosensitive material is removed from over the workpiece except from over at least a portion of each of the plurality of trenches. The layer of photosensitive material is partially removed from over the workpiece, leaving a portion of the layer of photosensitive material remaining within a lower portion of the plurality of trenches over the liner.Type: ApplicationFiled: March 18, 2013Publication date: August 29, 2013Applicant: INFINEON TECHNOLOGIES AGInventor: INFINEON TECHNOLOGIES AG
-
Publication number: 20130221478Abstract: Disclosed herein are various methods of forming isolation structures, such as trench isolation structures, for semiconductor devices using a spin-on glass material or a flowable oxide material. In one example, the method includes forming a trench in a semiconducting substrate, forming a lower isolation structure comprised of an insulating material in at least the trench, wherein the lower isolation structure has an upper surface that is below an upper surface of the substrate, and forming an upper isolation structure above the lower isolation structure, wherein a portion of the upper isolation structure is positioned within the trench.Type: ApplicationFiled: February 27, 2012Publication date: August 29, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Stephan Kronholz, Jorg Radecker, Hans-Juergen Thees, Peter Javorka
-
Publication number: 20130221481Abstract: A semiconductor substrate (41) includes an insulating substrate (30), a plurality of semiconductor thin films (46) which are arranged on the insulating substrate (30) to be separated from each other, and a conductive film (33) which is arranged between the semiconductor thin films (46). Therefore, it is possible to uniformly thin the film thickness of each of the semiconductor thin films.Type: ApplicationFiled: November 2, 2011Publication date: August 29, 2013Applicant: SHARP KABUSHIKI KAISHAInventor: Masahiro Mitani
-
Publication number: 20130221342Abstract: An apparatus is provided. In the apparatus, there is comprises a substrate with a first region of a first conductivity type, a second region of a second conductivity type that is substantially surrounded by the first region, and a third region of the second conductivity type that is substantially surrounded by the second region. A first dielectric layer is formed over the substrate, and a first conductive layer is formed over the first dielectric layer, which is configured to form a first electrode of a capacitor. A second dielectric layer is formed over the first conductive layer. A plate is formed over the second dielectric layer so as to form a second electrode of the capacitor. A cap is formed over the second dielectric layer, being spaced apart from the plate. A via is electrically coupled to the cap and the third region, extending through the first and second dielectric layers.Type: ApplicationFiled: February 28, 2012Publication date: August 29, 2013Applicant: Texas Instruments IncorporatedInventors: Kannan Soundarapandian, Benjamin Amey, Timothy Paul Duryea
-
Publication number: 20130214381Abstract: Disclosed herein are various methods of forming isolation structures, such as trench isolation structures, for semiconductor devices. In one example, the method includes forming a trench in a semiconducting substrate, forming a lower isolation structure in the trench, wherein the lower isolation structure has an upper surface that is below an upper surface of the substrate, and forming an upper isolation structure above the lower isolation structure, wherein a portion of the upper isolation structure is positioned within the trench.Type: ApplicationFiled: February 20, 2012Publication date: August 22, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Stephan Kronholz, Jorg Radecker, Hans-Juergen Thees, Peter Javorka
-
Publication number: 20130214382Abstract: A semiconductor structure is provided that includes a material stack including an epitaxially grown semiconductor layer on a base semiconductor layer, a dielectric layer on the epitaxially grown semiconductor layer, and an upper semiconductor layer present on the dielectric layer. A capacitor is present extending from the upper semiconductor layer through the dielectric layer into contact with the epitaxially grown semiconductor layer. The capacitor includes a node dielectric present on the sidewalls of the trench and an upper electrode filling at least a portion of the trench. A substrate contact is present in a contact trench extending from the upper semiconductor layer through the dielectric layer and the epitaxially semiconductor layer to a doped region of the base semiconductor layer. A substrate contact is also provided that contacts the base semiconductor layer through the sidewall of a trench. Methods for forming the above-described structures are also provided.Type: ApplicationFiled: March 18, 2013Publication date: August 22, 2013Applicant: International Business Machines CorporationInventor: International Business Machines Corporation
-
Publication number: 20130214383Abstract: [Problem] To provide a method for forming an isolation structure having a low shrinkage percentage and a low tensile stress. [Means for Solving] A first polysilazane composition containing a porogen is cast on the surface of a substrate to form a coat, and then the coat is fired to form a porous siliceous film having a refractive index of 1.3 or less. Thereafter, the surface of the porous siliceous film is soaked with a second polysilazane composition, and then fired to form an isolation structure of a siliceous film having a refractive index of 1.4 or more.Type: ApplicationFiled: November 2, 2011Publication date: August 22, 2013Applicant: AZ ELECTRONIC MATERIALS USA CORP.Inventors: Naoko Nakamoto, Katsuchika Suzuki, Shinji Sugahara, Tatsuro Nagahara
-
Patent number: 8514602Abstract: In one embodiment, a nonvolatile semiconductor memory device includes a substrate provided with a memory cell part and sense amplifiers on a surface of the substrate, first isolation regions and first device regions disposed in the substrate under the memory cell part, and second isolation regions and second device regions disposed in the substrate under the sense amplifiers. The device further includes a plurality of interconnects disposed on the substrate in the sense amplifiers, extending in a first direction parallel to the surface of the substrate, being adjacent to one another in a second direction perpendicular to the first direction, and arranged in the same interconnect layer. At least one of the second device regions includes first and second stripe portions extending in the first direction, being adjacent in the second direction, and having stripe shapes, and a connecting portion disposed to connect the first stripe portion and the second stripe portion.Type: GrantFiled: January 31, 2011Date of Patent: August 20, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Mitsuhiko Noda
-
Patent number: 8513767Abstract: A method for forming a device is disclosed. A support substrate having first and second major surfaces is provided. An interconnect is formed through the first and second major surfaces in the support substrate. The interconnect has first and second portions. The first portion extends from one of the first or second major surfaces and the second portion extends from the other of the first and second major surfaces. The interconnect includes a partial via plug having a conductive material in a first portion of the interconnect. The via plug has a bottom at about an interface of the first and second portions. The second portion of the interconnect is heavily doped with dopants of a first polarity type.Type: GrantFiled: March 21, 2011Date of Patent: August 20, 2013Assignee: Globalfoundries Singapore Pte. Ltd.Inventors: Rama Krishna Kotlanka, Rakesh Kumar, Premachandran Chirayarikathuveedu Sankarapillai, Pradeep Ramachandramurthy Yelehanka
-
Patent number: 8508017Abstract: Test devices and integrated circuits with improved productivity are provided. In accordance with example embodiments, a test device may include a first test region with a first test element and a second test region with a second test element defined on a semiconductor substrate. The first test element may include a pair of first secondary test regions in the semiconductor substrate and a pair of first test gate lines. One of the first test gate lines may overlap one of the first secondary test regions and the other first test gate line may overlap the other first secondary test region. The second test element may include structures corresponding to the first test element except the second test element does not include structures corresponding to the pair of first secondary test regions and the pair of first test gate lines.Type: GrantFiled: June 29, 2011Date of Patent: August 13, 2013Assignee: Samsung Electronics Co, Ltd.Inventors: Sang-Jin Lee, Gin-Kyu Lee
-
Publication number: 20130200483Abstract: A method of forming a fin structure is provided. The method includes forming a hard mask material layer on a substrate, and then patterning the hard mask material layer to form a first hard mask layer. Thereafter, a portion of the substrate is removed to form two trenches, wherein a remaining substrate forms a fin between the trenches. Afterwards, an insulating layer is formed in each trench, wherein the insulating layers expose an upper portion of the fin. Further, the upper portion of the fin is trimmed, so that the trimmed upper portion is narrower than a lower portion of the fin, and a fin structure having an inverse T shape is formed.Type: ApplicationFiled: February 8, 2012Publication date: August 8, 2013Applicant: United Microelectronics Corp.Inventor: Yu-Cheng Tung
-
Publication number: 20130200484Abstract: A process for manufacturing an SOI wafer, including the steps of: forming, in a wafer of semiconductor material, cavities delimiting structures of semiconductor material; thinning out the structures through a thermal process; and completely oxidizing the structures.Type: ApplicationFiled: November 21, 2012Publication date: August 8, 2013Applicant: STMicroelectronics S.r.l.Inventor: STMicroelectronics S.r.l.
-
Publication number: 20130200485Abstract: A method for manufacturing a semiconductor device, the method comprising, forming an opening in an insulating layer, which is formed on a semiconductor substrate, using a photoresist pattern formed on the insulating layer as a mask, forming a first element isolation portion in the semiconductor substrate by implanting an ion into the semiconductor substrate using the photoresist pattern as a mask, forming a second element isolation portion, in the semiconductor substrate, whose outer edge is outside an outer edge of the opening, by implanting an ion into the semiconductor substrate through the opening, and forming a third element isolation portion, which is inside the outer edge of the second element isolation portion, by embedding an insulating member in the opening and removing the insulating layer.Type: ApplicationFiled: January 22, 2013Publication date: August 8, 2013Applicant: CANON KABUSHIKI KAISHAInventor: CANON KABUSHIKI KAISHA
-
Publication number: 20130200482Abstract: A method for formation of a shallow trench isolation (STI) in an active region of a device comprising trench capacitive elements, the trench capacitive elements comprising a metal plate and a high-k dielectric includes etching a STI trench in the active region of the device, wherein the STI trench is directly adjacent to at least one of the metal plate or high-k dielectric of the trench capacitive elements; and forming an oxide liner in the STI trench, wherein the oxide liner is formed selectively to the metal plate or high-k dielectric, wherein forming the oxide liner is performed at a temperature of about 600° C. or less.Type: ApplicationFiled: February 6, 2012Publication date: August 8, 2013Applicant: International Business Machines CorporationInventors: Sunfei FANG, Oleg GLUSCHENKOV, Byeong Y. KIM, Rishikesh KRISHNAN, Daewon YANG
-
Patent number: 8502316Abstract: An integrated circuit structure includes a semiconductor substrate including an active region. A first shallow trench isolation (STI) region adjoins a first side of the active region. A gate electrode of a MOS device is over the active region and the first STI region. A source/drain stressor region of the MOS device includes a portion in the semiconductor substrate and adjacent the gate electrode. A trench is formed in the semiconductor substrate and adjoining a second side of the active region. The trench has a bottom no lower than a bottom of the source/drain region. An inter-layer dielectric (ILD) extends from over the gate electrode to inside the trench, wherein a portion of the ILD in the trench forms a second STI region. The second STI region and the source/drain stressor region are separated from each other by, and adjoining, a portion of the semiconductor substrate.Type: GrantFiled: February 11, 2010Date of Patent: August 6, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ka-Hing Fung, Han-Ting Tsai, Chun-Fai Cheng, Haiting Wang, Wei-Yuan Lu, Hsien-Ching Lo
-
Publication number: 20130193548Abstract: Semiconductor devices including a trench isolation layer are provided. The semiconductor device includes a substrate having a trench therein, a liner insulation layer that covers a bottom surface and sidewalls of the trench and includes micro trenches located at bottom inner corners of the liner insulation layer, a first isolating insulation layer filling the micro trenches and a lower region of the trench that are surrounded by the liner insulation layer, and a second isolating insulation layer filling the trench on the first isolating insulation layer. The liner insulation layer on sidewalls of an upper region of the trench having a thickness that gradually increases toward a bottom surface of the trench, and the liner insulation layer on sidewalls of the lower region of the trench having a thickness that is uniform. Related methods are also provided.Type: ApplicationFiled: September 14, 2012Publication date: August 1, 2013Applicant: SK HYNIX INC.Inventor: Tai Ho KIM
-
Patent number: 8497532Abstract: Manufacturing a semiconductor device with higher operating characteristics and achieve low power consumption of a semiconductor integrated circuit. A single crystal semiconductor layer is formed so that crystal plane directions of single crystal semiconductor layers which are used for channel regions of an n-channel and a p-channel TFT and which are formed over the same plane of the substrate are the most appropriate crystal plane directions for each TFT. In accordance with such a structure, mobility of carrier flowing through a channel is increased and the semiconductor device with higher operating characteristics can be provided. Low voltage driving can be performed, and low power consumption can be achieved.Type: GrantFiled: January 25, 2011Date of Patent: July 30, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tomoaki Moriwaka
-
Publication number: 20130187253Abstract: A high density micro-electrode array includes a transistor layer including a plurality of access transistors and a substrate in operable communication with the transistor layer including, wherein at least a portion of the substrate includes a plurality of trenches. The system includes a plurality of electrodes at least partially located in the plurality of trenches, wherein each of the plurality of electrodes is connected to at least one of the plurality of access transistors and wherein each of the electrodes is separated by a distance less than approximately one microns.Type: ApplicationFiled: March 13, 2013Publication date: July 25, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: International Business Machines Corporation