With Passive Component (e.g., Resistor, Capacitor, Etc.) Patents (Class 257/516)
-
Patent number: 7224232Abstract: A method and apparatus is provided for use in power amplifiers for reducing the peak voltage that transistors are subjected to. A power amplifier is provided with first and second switching devices and an inductor connected between the switching devices. The switching devices are driven such that the switching devices are turned on and off during the same time intervals.Type: GrantFiled: November 8, 2004Date of Patent: May 29, 2007Assignee: Silicon Laboratories Inc.Inventors: Susanne A. Paul, Timothy J. Dupuis, John Blake Pavelka
-
Patent number: 7208814Abstract: A resistive device includes a resistive region of a semiconductor material that includes a first region and a second region, wherein the first region has a higher dopant concentration than the second region, and wherein a resistance-determining width of a current path through the first region is determined by a portion of a doping boundary between the first region and the second region.Type: GrantFiled: August 20, 2004Date of Patent: April 24, 2007Assignee: Infineon Technologies AGInventor: Stefan Pompl
-
Patent number: 7208789Abstract: A memory device that includes a semiconductor substrate, and an array of memory cells, each cell being electrically isolated from adjacent cells and including an island formed from the substrate, the island having a top portion and at least one sidewall portion, and being spaced apart from other islands by a bottom surface on the substrate, a capacitor formed contiguous with the sidewall portion, and a transistor formed on the top portion of the island, the transistor including a gate oxide layer formed on a surface of the top portion, a gate formed on the gate oxide layer, and a first and a second diffused regions formed in the top portion, the first diffused region being spaced apart from the second diffused region.Type: GrantFiled: February 23, 2005Date of Patent: April 24, 2007Assignee: ProMOS Technologies, Inc.Inventor: Ting-Shing Wang
-
Patent number: 7202533Abstract: An integrated circuit structure includes a first dielectric layer disposed on a semiconductor layer, a first thin film resistor disposed on the first dielectric layer, a second dielectric layer disposed on the first dielectric layer and the first thin film resistor, and a second thin film resistor disposed on the second dielectric layer. A first layer of interconnect conductors is disposed on the second dielectric layer and includes a first interconnect conductor contacting a first contact area of the first thin film resistor, a second interconnect conductor contacting a second contact area of the first thin film resistor, and a third interconnect conductor electrically contacting a first contact area of the second thin film resistor. A third dielectric layer is disposed on the second dielectric layer. A second layer of interconnect conductors is disposed on the third dielectric layer including a fourth interconnect conductor for contacting the second interconnect conductor.Type: GrantFiled: September 29, 2005Date of Patent: April 10, 2007Assignee: Texas Instruments IncorporatedInventors: Eric W. Beach, Vladimir F. Drobny, Derek W. Robinson
-
Patent number: 7199016Abstract: An integrated circuit resistor is provided that comprises a mesa 14 between electrical contacts 16 and 18. The electrical resistance between electrical contacts 16 and 18 is selectively increased through the formation of recesses 20 and 22 in the mesa 14. The size of recesses 20 and 22 can be used to tune the value of the electrical resistance between contacts 16 and 18.Type: GrantFiled: August 13, 2004Date of Patent: April 3, 2007Assignee: Raytheon CompanyInventors: David D. Heston, Jon E. Mooney
-
Patent number: 7193262Abstract: A novel trench-type decoupling capacitor structure and low-cost manufacturing process to create trench decoupling capacitors (decaps). In a unique aspect, the invention necessitates the addition of only a simplified trench to a base logic design.Type: GrantFiled: December 15, 2004Date of Patent: March 20, 2007Assignee: International Business Machines CorporationInventors: Herbert L. Ho, John E. Barth, Jr., Ramachandra Divakaruni, Wayne F. Ellis, Johnathan E. Faltermeier, Brent A. Anderson, Subramanian S. Iyer, Deok-Kee Kim, Randy W. Mann, Paul C. Parries
-
Patent number: 7189613Abstract: A process for integrally fabricating a memory cell capacitor and a logic device is disclosed. A first conductive layer and second conductive layer are formed above a semiconductor substrate with a logic region and memory cell region. A first photoresist layer is formed to cover the logic region, and expose an inter-metal dielectric layer adjacent to the second conductive layer in the memory cell region. The exposed inter-metal dielectric layer is etched off to form an opening adjacent to the second conductive layer. A capacitor dielectric layer and third conductive layer are formed on inner walls of the opening to constitute a metal-insulator-metal capacitor.Type: GrantFiled: February 23, 2005Date of Patent: March 13, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Kuo-Chi Tu
-
Patent number: 7180153Abstract: There is provided a semiconductor device with a configuration in which a dummy silicide area 11 is provided in the vicinity of a non-silicide area 2 to easily capture residual refractory metals, resulting in an improved yield by preventing the trapping of residual refractory metals into a non-silicide area and thereby reducing a junction leakage within the non-silicide area.Type: GrantFiled: October 23, 2001Date of Patent: February 20, 2007Assignee: Renesas Technology Corp.Inventors: Takeshi Kamino, Toshiaki Tsutsumi, Shuji Kodama, Takio Ohno
-
Patent number: 7176556Abstract: A semiconductor apparatus comprises a support substrate having through holes filles with conductor adapted to a first pitch; a capacitor formed on or above said support substrate; a wiring layer formed on or above said support substrate, leading some of said through holes filles with conductor upwards through said capacitor, having branches, and having wires of a second pitch different from said first pitch; and plural semiconductor elements disposed on or above said wiring layer, having terminals adapted to the second pitch, and connected with said wiring layer via said terminals. A semiconductor apparatus, in which semiconductor elements having a narrow terminal pitch, a support having through wires at a wider pitch, and a capacitor are suitably electrically connected to realize the decoupling function with reduced inductance and large capacitance.Type: GrantFiled: March 8, 2002Date of Patent: February 13, 2007Assignee: Fujitsu LimitedInventors: Keishiro Okamoto, Takeshi Shioga, Osamu Taniguchi, Koji Omote, Yoshihiko Imanaka, Yasuo Yamagishi
-
Patent number: 7173318Abstract: Method for fabrication of on-chip inductors and related structure are disclosed. According to one embodiment, inductors are formed by patterning conductors within a certain dielectric layer in a semiconductor die. Thereafter, the entire dielectric layer in the semiconductor die is subjected to a blanket implantation or sputtering of high permeability material. According to another embodiment, a first area in a semiconductor die is covered, for example, with photoresist. A second area in the semiconductor die includes a patterned conductor which is to be used as an inductor. The patterned conductor is also covered, for example, with photoresist. The second area, excluding the covered patterned conductor, is subjected to implantation or sputtering of high permeability material. According to yet another embodiment, a first area of a semiconductor die is covered, for example, with photoresist. A second area in the semiconductor area includes a patterned conductor which is to be used as an inductor.Type: GrantFiled: January 2, 2001Date of Patent: February 6, 2007Assignee: Newport Fab, LLCInventors: Q Z Liu, Bin Zhao, David Howard
-
Patent number: 7173315Abstract: In a semiconductor device in which a control circuit region and a power transistor region are formed, a first dummy region is formed between a ground side transistor composing a push-pull circuit and the control circuit region while a second dummy region is formed between the ground side transistor and the end part of a semiconductor substrate. The first and second dummy regions have a conductive type different from that of the semiconductor substrate. The second dummy region is connected electrically to a part of the semiconductor substrate between the ground side transistor and the first dummy region.Type: GrantFiled: October 13, 2005Date of Patent: February 6, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Hideki Shirokoshi
-
Patent number: 7170125Abstract: A method for patterning layers made of ruthenium or ruthenium(IV) oxide and a capacitor comprising at least one electrode which is constructed from ruthenium or ruthenium(IV) oxide at least in sections. A layer made of ruthenium or ruthenium(IV) oxide is deposited on a substrate and said layer is subsequently covered with a covering layer at least in sections. Through heat treatment of the construction thus obtained in an oxygen atmosphere, the ruthenium is converted into RuO4 in the uncovered sections and removed by sublimation. The method enables the simple patterning of layers made of ruthenium or ruthenium(IV) oxide and the construction of complex structures, such as trench capacitors, for example.Type: GrantFiled: December 1, 2003Date of Patent: January 30, 2007Assignee: Infineon Technologies AGInventors: Harald Seidl, Martin Gutsche
-
Patent number: 7161205Abstract: There are provided a semiconductor memory device including a cylindrical storage electrode and a method of manufacturing the same. The semiconductor memory device includes an interlevel dielectric layer with storage contact plugs formed on a semiconductor substrate. Cylindrical storage electrodes are formed above the interlevel dielectric layer and are electrically connected to the storage contact plugs. A spacer is coupled to a predetermined portion of the outer wall of the storage electrodes. A dielectric layer is formed on the storage electrode and on the spacer, and a plate electrode is formed above the dielectric layer. Accordingly, leaning and bit fail of the storage electrode are prevented.Type: GrantFiled: November 18, 2004Date of Patent: January 9, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Gil Choi, Sang-Sup Jeong
-
Patent number: 7161248Abstract: A first area, a ring shape second area surrounding the first area, and a third area surrounding the second area are defined on the surface of a support substrate. A first wiring layer is disposed above the support substrate. A wiring is formed in the third area, dummy patterns being formed in the second area, and conductive patterns are not formed in the first area. A functional element is disposed above the first wiring layer and in the first area.Type: GrantFiled: July 26, 2004Date of Patent: January 9, 2007Assignee: Fujitsu LimitedInventors: Toshiyuki Karasawa, Satoshi Otsuka
-
Patent number: 7161229Abstract: A programmable resistor includes a variety of taps. Selection of any of a variety of tap combinations establishes a path through which current will flow, thus, setting the resistance value of the programmable resistor. The programmable resistor minimizes the effects of parasitic end boundary resistances, Rend/w, between contacts and resistive areas by limiting the contribution of the end boundary resistances to 2Rend/w, regardless of the programmed tap combination. By fabricating a contiguous region of impedance material, only the Rend/w end boundary resistances associated with selected taps affect the value of the programmed resistance. A notched tap structure provides predictability of the resistance value of each tap combination. Taps are narrowed to form a notch which establishes a well-defined current flow path, thus providing the resistance predictability. Additionally, notches also allow for a wider contact-resistive area end boundary, thus, further minimizing the parasitic effect of Rend.Type: GrantFiled: March 2, 2005Date of Patent: January 9, 2007Assignee: Cirrus Logic, Inc.Inventors: Jhonny A. Wong, Gexin Huang, G. Patrick Muyshondt
-
Patent number: 7154158Abstract: As for the resistor on the semiconductor substrate, it is required to achieve obtaining a metal resistor, which can be formed in the latter half of a preliminary process for manufacturing a semiconductor, in addition to forming a polysilicon resistor, which is formed in the first half of the preliminary process. A capacitor having MIM structure comprises a lower electrode, a capacitive insulating film and an upper electrode, all of which are sequentially formed in this sequence. A resistor structure having MIM structure also comprises a lower electrode, a capacitive insulating film and a resistor, all of which are sequentially formed in this sequence. In this case, the biasing conditions thereof should be selected so that the resistor structure lower electrode of the MIM structure resistor is not coupled to any electric potential, and is in a floating condition.Type: GrantFiled: October 15, 2004Date of Patent: December 26, 2006Assignee: NEC Electronics CorporationInventors: Kuniko Kikuta, Makoto Nakayama
-
Patent number: 7148553Abstract: An integrated circuit (10) includes a semiconductor substrate (11) that has a top surface (32) for forming a dielectric region (14) with a trench (40) and one or more adjacent cavities (16). A conductive material such as copper is disposed within the trench to produce an inductor (50). A top surface (49) of the inductor is substantially coplanar with an interconnect surface (31) of the semiconductor substrate, which facilitates connecting to the inductor with standard integrated circuit metallization (57).Type: GrantFiled: August 1, 2001Date of Patent: December 12, 2006Inventor: Robert B. Davies
-
Patent number: 7126203Abstract: A semiconductor device having an isolation region formed in a semiconductor substrate and a capacitance device formed above that isolation region. The capacitance device has a first capacitor conductive layer disposed above the isolation region and a second capacitor conductive layer in the shape of a side wall formed along one side surface of the first capacitor conductive layer. The second capacitor conductive layer is disposed facing the first capacitor conductive layer, with a first capacitor insulating layer interposed.Type: GrantFiled: April 8, 2005Date of Patent: October 24, 2006Assignee: Seiko Epson CorporationInventor: Masahiro Kanai
-
Patent number: 7122888Abstract: A semiconductor device is arranged so as to include (i) a wire L1, connected directly to an LSI chip, which serves as a VGL wire for supplying a voltage VGL to the LSI chip, and (ii) a wire LB1 connected not directly to but to one of a pair of electrodes of a capacitor provided between the wire LB1 and a voltage VGH wire, each of the wire L1 and the wire LB1 including a voltage input terminal. This arrangement provides (i) a semiconductor device, including a built-in capacitor, which makes it possible to shorten time required in an electrical screening test (final test) so as to reduce cost, and (ii) an electrical inspection method of the semiconductor device.Type: GrantFiled: March 29, 2005Date of Patent: October 17, 2006Assignee: Sharp Kabushiki KaishaInventors: Ichiro Egawa, Yukihisa Orisaka
-
Patent number: 7122877Abstract: A semiconductor device of the present invention includes a semiconductor substrate including an active region and an isolating region provided so as to enclose the active region; a capacitance insulating film that is provided on the active region and is in contact with the isolating region; an upper electrode provided on the capacitance insulating film so as to be spaced away from the isolating region; an electrode pad provided on the isolating region; a lead conductive film provided over a part of the capacitance insulating film and a part of the isolating region for connecting the upper electrode and the electrode pad; and an interlayer insulating film provided over the substrate.Type: GrantFiled: March 9, 2005Date of Patent: October 17, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Shinichi Imai
-
Patent number: 7095084Abstract: An emitter switching configuration having at least one bipolar transistor and a MOS transistor having a common conduction terminal and a Zener diode inserted between a control terminal of the bipolar transistor and the common conduction terminal. A monolithic structure is also provided that is effective in implementing the emitter switching configuration.Type: GrantFiled: January 30, 2004Date of Patent: August 22, 2006Assignee: STMicroelectronics S.r.l.Inventor: Cesare Ronsisvalle
-
Patent number: 7084478Abstract: A semiconductor device with a load resistor is manufactured such that a contact is formed at both ends of the load resistor, and at least one contact is formed between the contacts, in order to prevent impurities from being generated within each contact while the contacts are being generated by etching an insulation layer phenomena of electric charge build up from occurring when an etching process fabricates an insulation layer to generate the contact in a long load resistor located under the insulation layer and insulated electrically and physically.Type: GrantFiled: October 16, 2002Date of Patent: August 1, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Won Shik Lee, Joon-Mo Kwon, Tae Kyung Kim, Jin-Kee Choi, Dong-Gun Park, Hyeong-Chan Ko, Hong-Joon Moon
-
Patent number: 7064411Abstract: A spiral inductor in which, where a spiral interconnect and an underpass interconnect intersect with each other, at least one layer of an electrically conductive film that forms the spiral interconnect is the underpass interconnect. The spiral interconnect has a smaller number of electrically conductive layers in the intersecting portion and has a wider interconnect width than the spiral interconnect in a non-intersecting portion.Type: GrantFiled: February 4, 2003Date of Patent: June 20, 2006Assignee: Mitsubishi Denki kabushiki KaishaInventors: Yasushi Hashizume, Kazuyasu Nishikawa
-
Patent number: 7038297Abstract: Ion implanted resistors formed in the body of a crystalline silicon substrate. The resistors have a different conductivity type from that of the silicon substrate. The sheet resistance and temperature dependence of the resistor layer is determined by the dose of the implant. Temperature variation can be optimized to be less than 2% over the temperature range ?40 C to +85 C. Furthermore, the temperature variation at room temperature (˜25 C) can be reduced to nearly zero.Type: GrantFiled: January 21, 2004Date of Patent: May 2, 2006Assignee: Winbond Electronics CorporationInventors: Paul Vande Voorde, Chun-Mai Liu
-
Patent number: 7038289Abstract: Deep isolation trenches having sides and a bottom are formed in a semiconductor substrate. The sides and the bottom are coated with an electrically insulating material that delimits an empty cavity, and forms a plug to close the cavity. The sides of the trench are configured with a neck that determines the depth of the plug, and a first portion that tapers outwards from the neck as the distance from the bottom increases. Deep isolation trenches may be applied, in particular, to bipole and BiCMOS circuits.Type: GrantFiled: June 13, 2002Date of Patent: May 2, 2006Assignees: STMicroelectronics SA, Koninklijke Philips ElectronicsInventors: Michel Marty, Arnoud Fortuin, Vincent Arnal
-
Patent number: 7030457Abstract: A capacitor includes a semiconductor substrate in which a trench is formed through which the substrate is doped. A dielectric layer covers the surface of the trench, wherein furthermore an electrically conductive material is arranged in the trench. A first contact structure for contacting the electrically conductive material in the trench in an electrically conductive manner and a second contact structure for contacting the doped semiconductor substrate in an electrically conductive manner are also formed in the capacitor. The capacitor has low series resistance of the electrodes and may be produced in a simple manner.Type: GrantFiled: May 25, 2004Date of Patent: April 18, 2006Assignee: Infineon Technologies AGInventors: Carsten Ahrens, Angelika Geiselbrechtinger, Wolfgang Hartung, Christian Herzum, Reinhard Losehand
-
Patent number: 7026680Abstract: An integrated thin film capacitive element comprising a dielectric material of the specified composition that exhibits increased voltage tunability of capacitance and capacitance density and a production process thereof are disclosed. The integrated thin film capacitive element comprises a capacitor structure constituted from a lower electrode, a dielectric layer comprised of the high dielectric constant material represented by the formula: (Ba(1-y)(1-x)Sr(1-y)xYy)Ti1+zO3+? with the range 0<x<1, 0.007<y<0.02, ?1<?<0.5, and (Ba(1-y)(1-x)+Sr(1-y)x)/Ti1+z<1, and an upper electrode. An electronic device comprising the capacitive element of the present invention is also disclosed.Type: GrantFiled: March 3, 2004Date of Patent: April 11, 2006Assignee: Fujitsu LimitedInventors: John David Baniecki, Takeshi Shioga, Kazuaki Kurihara
-
Patent number: 7015563Abstract: A high capacity silicon capacitor formed on an integrated circuit substrate includes a metal portion on the substrate; a silicon nitride (SiN) portion sputtered on the metal; a silicon (Si) portion sputtered on the silicon nitride portion, another SiN layer and finally a metal layer. The SiN layers are for increased isolation and are optional.Type: GrantFiled: June 14, 2004Date of Patent: March 21, 2006Assignee: Gallitzin Allegheny LLCInventor: Dominik J. Schmidt
-
Patent number: 7002235Abstract: A semiconductor device has a semiconductor support substrate, a buried insulation film disposed on the semiconductor support substrate, and a single-crystal silicon active layer disposed on the buried insulation film. The buried insulation film has portions which have been removed so that remaining portions of the buried insulating film form buried insulating film island regions. The single-crystal silicon active layer has portions which have been removed so that remaining portions of the single-crystal silicon active layer form single-crystal silicon active layer island regions defining single-crystal silicon resistors of a resistance circuit.Type: GrantFiled: March 24, 2003Date of Patent: February 21, 2006Assignee: Seiko Instruments Inc.Inventor: Hisashi Hasegawa
-
Patent number: 6995450Abstract: A ring-shaped P+ type diffusion region is formed on the top surface of a P type substrate in such a way as to surround a single internal circuit region. A shunt wiring is formed in an area including directly above the P+ type diffusion region on the P type substrate. The shunt wiring is connected to the P+ type diffusion region by a plurality of contacts. The shunt wiring is provided with an annular ring portion surrounding the internal circuit region. A meander inductor led out from the ring portion and the one end of the meander inductor is connected to a ground potential wiring. A resonance circuit is formed by a parasitic capacitor and the inductance of the shunt wiring. The parasitic capacitor is formed between the shunt wiring and the P+ type diffusion region on the P type substrate.Type: GrantFiled: April 27, 2004Date of Patent: February 7, 2006Assignee: NEC Electronics CorporationInventor: Ryota Yamamoto
-
Patent number: 6995448Abstract: A semiconductor package including passive elements and a method of manufacturing provide reduced package size, improved performance and higher process yield by mounting the passive elements beneath the semiconductor die on the substrate. The semiconductor die may be mounted above the passive elements by mechanically bonding the semiconductor die to the passive elements, mounting the passive elements within a recess in the substrate or mounting the semiconductor using an adhesive retaining wall on the substrate that protrudes above and extends around the passive elements. The recess may include an aperture through the substrate to vent the package to the outside environment or may comprise an aperture through the substrate and larger than the semiconductor die, permitting the encapsulation to entirely fill the aperture, covering the die and the passive elements to secure them mechanically within the package.Type: GrantFiled: March 25, 2002Date of Patent: February 7, 2006Assignee: Amkor Technology, Inc.Inventors: Sang Ho Lee, Jun Young Yang, Seon Goo Lee, Jong Hae Hyun, Choon Heung Lee
-
Patent number: 6984869Abstract: The present invention provides a diffusion resistor that is formed in the substrate. A diffusion region is formed within the substrate that contains first and second contact regions extending downward from the surface of the substrate. Third and fourth contacts are also located within the diffusion region between the first and second contacts and define a conduction channel therebetween. This contact also extends downward from the surface of the substrate. These contacts are connected to metal layers. The first and second contacts form the two ends of the diffusion resistor; the third and fourth contacts connect to N+p? diodes such that application of a voltage to these contacts forms respective depletion regions within the diffusion region. The depletion regions change in size depending on the voltage applied to their respective contact, thereby changing the resistance of the depletion resistor.Type: GrantFiled: December 8, 2003Date of Patent: January 10, 2006Assignee: LSI Logic CorporationInventors: Sean Christopher Erickson, Kevin Roy Nunn, Jonathan Alan Shaw
-
Patent number: 6960818Abstract: A method for reducing hot carrier reliability problems within an integrated circuit device. The method includes forming a shallow trench isolation structure incorporated with the device by filling a trench with a photoresist plug and removing a portion of the photoresist plug to a level below the depth of a channel also incorporated with the device. A nitride liner disposed within the trench under the photoresist plug is then recessed to a level substantially equal to the level of the photoresist material, which is then removed. The method further includes the deposition of oxide fill within the trench, thereby encapsulating the recessed nitride liner.Type: GrantFiled: December 30, 1997Date of Patent: November 1, 2005Assignee: Siemens AktiengesellschaftInventors: Rajesh Rengarajan, Venkatachalam C. Jaiprakash
-
Patent number: 6949815Abstract: A semiconductor device has an LSI device provided with a plurality of power supply line connection pads and ground line connection pad in a peripheral edge part of a circuit-formation surface, metal foil leads 5 electrically connected to each of the pads and adhered to the LSI device via an insulation layer, and decoupling capacitors mounted on one surface of the metal foil leads.Type: GrantFiled: December 23, 2003Date of Patent: September 27, 2005Assignee: NEC CorporationInventors: Takao Yamazaki, Toru Mori, Akinobu Shibuya, Shintaro Yamamichi, Yuzo Shimada
-
Patent number: 6940357Abstract: There is provided a bipolar transistor that enables a desirably enhanced high-frequency performance to be obtained when used as an oscillation amplifier of an oscillation circuit, and that is miniaturized and reduced in cost. A capacitance adjustment line (11) connected to a base pad (7) forms a parasitic capacitor with respect to an N+ collector substrate by interposing an insulating film (3) and an N collector substrate therebetween, thereby increasing collector-base capacitance Ccb. This capacitor is incorporated into a bipolar transistor, which functions as an oscillation amplifier and has a small transistor operation region (2), at least as a part of a balance capacitor constituting the oscillation circuit in the course of production of a semiconductor.Type: GrantFiled: July 3, 2003Date of Patent: September 6, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yorito Ota, Kazuhiro Arai, Yasuyuki Toyoda, Shinichi Sonetaka
-
Patent number: 6900514Abstract: A semiconductor device having an isolation region formed in a semiconductor substrate and a capacitance device formed above that isolation region. The capacitance device has a first capacitor conductive layer disposed above the isolation region and a second capacitor conductive layer in the shape of a side wall formed along one side surface of the first capacitor conductive layer. The second capacitor conductive layer is disposed facing the first capacitor conductive layer, with a first capacitor insulating layer interposed.Type: GrantFiled: July 12, 2002Date of Patent: May 31, 2005Assignee: Seiko Epson CorporationInventor: Masahiro Kanai
-
Patent number: 6879021Abstract: An antifuse device (120) that includes a bias element (124) and an programmable antifuse element (128) arranged in series with one another so as to form a voltage divider having an output node (F) located between the bias and antifuse elements. When the antifuse device is in its unprogrammed state, each of the bias element and antifuse element is non-conductive. When the antifuse device is in its programmed state, the bias element remains non-conductive, but the antifuse element is conductive. The difference in the resistance of the antifuse element between its unprogrammed state and programmed state causes the difference in voltages seen at the output node to be on the order of hundreds of mili-volts when a voltage of 1 V is applied across the antifuse device. This voltage difference is so high that it can be readily sensed using a simple sensing circuit (228).Type: GrantFiled: October 6, 2003Date of Patent: April 12, 2005Assignee: International Business Machines CorporationInventors: John A. Fitfield, Wagdi W. Abadeer, William R. Tonti
-
Patent number: 6870241Abstract: A high frequency switch circuit device includes an FET to be a switching element on a semiconductor substrate. The FET includes an n-type well, a gate electrode, a source layer and a drain layer. An n-type well line to be connected to an n-type well layer to be a back gate is connected to a voltage supply node via an inductor. The flow of a high frequency signal between the voltage supply node and the n-type well layer is blocked by the inductor, and the flow of a high frequency signal in the vertical direction is blocked by a depletion layer extending between the n-type well and a p-type substrate region. Moreover, the flow of a high frequency signal in the horizontal direction is blocked by a trench separation insulative layer.Type: GrantFiled: November 27, 2001Date of Patent: March 22, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Toshifumi Nakatani, Junji Ito, Ikuo Imanishi
-
Patent number: 6867475Abstract: There is provided a semiconductor device able to prevent performance degradation of an inductor element provided thereon. A high resistance region is provided below the inductor element formed on the semiconductor substrate. The high resistance region is formed deeper than the well regions of the p-channel and n-channel MOS transistors, thus preventing induction of an eddy current by the magnetic flux generated from the inductor element.Type: GrantFiled: June 13, 2003Date of Patent: March 15, 2005Assignee: Fujitsu LimitedInventor: Tetsuo Yoshimura
-
Patent number: 6867473Abstract: A surface may be selectively coated with a polymer using an induced surface grafting or polymerization reaction. The reaction proceeds in those regions that are polymerizable and not in other regions. Thus, a semiconductor structure having organic regions and metal regions exposed, for example, may have the organic polymers formed selectively on the organic regions and not on the unpolymerizable or metal regions.Type: GrantFiled: November 26, 2003Date of Patent: March 15, 2005Assignee: Intel CorporationInventors: Michael D. Goodner, Grant Kloster, Steven W. Johnston
-
Patent number: 6853051Abstract: A thin film capacitor comprising an insulating substrate, a capacitor structure located on the substrate, the capacitor structure having a dielectric layer sandwiched between a lower electrode layer and an upper electrode layer, and conductor members respectively connected to the lower electrode layer and the upper electrode layer, wherein at least the dielectric layer has a side face having a sufficient slope for preventing the short circuit of the upper electrode layer with the lower electrode layer through the conductor member. A method of manufacturing such a thin film capacitor is also disclosed.Type: GrantFiled: December 24, 2002Date of Patent: February 8, 2005Assignee: Fujitsu LimitedInventors: Takeshi Shioga, John David Baniecki, Kazuaki Kurihara
-
Publication number: 20040262709Abstract: A semiconductor apparatus includes a wiring pattern, an insulating film, and a thin-metal-film resistor element. The insulating film is formed on the wiring pattern having connection holes vertically penetrating there-through to expose part of the wiring pattern at bottom regions of the connection holes. The connection holes are arranged with a space there-between. The thin-metal-film resistor element is formed on the insulating film and extending to continuously overlay and contact surfaces of the insulating film, inner walls of the connection holes, and the wiring pattern at the bottom regions of the connection holes.Type: ApplicationFiled: June 7, 2004Publication date: December 30, 2004Inventors: Kimihiko Yamashita, Yasunori Hashimoto
-
Publication number: 20040251512Abstract: A method for enhancing the on-current carrying capability of a MOSFET device is disclosed. In an exemplary embodiment, the method includes recessing fill material formed within a shallow trench isolation (STI) adjacent the MOSFET so as to expose a desired depth of a sidewall of the STI, thereby increasing the effective size of a parasitic corner device of the MOSFET. The threshold voltage of the parasitic corner device is then adjusted so as to be substantially equivalent to the threshold voltage of the MOSFET device.Type: ApplicationFiled: June 10, 2003Publication date: December 16, 2004Inventors: Babar A. Khan, Rama Divakaruni, Subramanian S. Iyer, Tzyy-Ming Cheng
-
Patent number: 6818965Abstract: The present invention discloses a resistor supported on a metal plate composed of a low temperature coefficient of resistance (TCR) metallic material. The resistor includes at least two electrode columns composed of the low TCR metallic material disposed on the metal plate. The resistor further includes at least an electrode layer disposed on each of the electrode columns to form an electrode for each of the electrode columns. In a preferred embodiment, the low TCR metallic material composed of the metal plate further comprises a nickel-copper alloy. In another preferred embodiment, the electrode layer disposed on each of the electrode columns further comprises a copper layer and a tin-lead alloy layer on each of the electrode columns. In another preferred embodiment, the electrode columns disposed on the metal plate having a precisely defined position for providing precisely defined resistance for the resistor ranging between one milli-ohm to one ohm.Type: GrantFiled: May 29, 2001Date of Patent: November 16, 2004Assignee: Cyntec CompanyInventors: Horng-Yih Juang, Ying-Chang Wu, Yi-Min Huang, Cheng-Er Fan
-
Patent number: 6815795Abstract: A resistive structure integrated on a semiconductive substrate is described. The resistive structure has a first type of conductivity formed into a serpentine region of conductivity which is opposite to that of the semiconductive substrate. In at least two parallel portions of the serpentine region, there is at least one trench filled with an insulating material.Type: GrantFiled: April 21, 2003Date of Patent: November 9, 2004Assignee: STMicroelectronics S.r.l.Inventor: Salvatore Leonardi
-
Patent number: 6812486Abstract: A conductive structure provides a conductive path from a first region in a semiconductor material to a second spaced apart region in the semiconductor material by forming a plurality of trenches between the first and second regions, implanting a dopant into the bottom surfaces of the trenches, and then annealing the wafer to cause the dopant at the bottom surfaces to diffuse and form a continuous conductive path.Type: GrantFiled: February 20, 2003Date of Patent: November 2, 2004Assignee: National Semiconductor CorporationInventors: Charles A. Dark, William M. Coppock
-
Patent number: 6812544Abstract: An integrated circuit includes electrical components that include one or more electrical elements on one or more dielectric layers. The electrical element has a geometric shape that exceeds prescribed integrated circuit manufacturing limits in at least one dimension. To achieve compliance with foundry rules, the electrical element is fabricated to include a non-conducting region that negligibly effects the electrical characteristics. The non-conducting region includes a hole, a series of holes, a slot and/or a series of slots spaced within the electrical element at dimensions that are less than the integrated circuit manufacturing limits.Type: GrantFiled: March 24, 2003Date of Patent: November 2, 2004Assignee: Broadcom Corp.Inventors: Harry Contopanagos, Christos Komninakis
-
Patent number: 6803655Abstract: A power lead and a ground lead are connected to corresponding pads of a die through an intra-package wiring substrate. A ground plane is formed in a mold under the intra-package wiring substrate extending along the bottom surface of the mold, and connected to the ground lead. A decoupling capacitor is connected to power wiring and the ground plane to prevent EMI caused by switching noise current generated by the power circuit of the die.Type: GrantFiled: July 25, 2001Date of Patent: October 12, 2004Assignee: International Business Machines CorporationInventors: Shohhei Fujio, Hideki Kabayama
-
Patent number: 6798038Abstract: Forming of a first silicon oxide film is started on an internal surface of a trench formed on a surface or upwardly of a semiconductor substrate according to an HDP technique. Then, deposition of the first silicon oxide film stops before an opening of the trench closes. Further, the first silicon oxide film deposited in the vicinity of an opening is etched, and a second silicon oxide film is formed on the first silicon oxide film deposited on the bottom of the trench according to the HDP technique. In this manner, the first and second silicon oxide films can be laminated on the bottom of the trench.Type: GrantFiled: May 9, 2002Date of Patent: September 28, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Atsuhiro Sato, Masayuki Ichige, Seiichi Mori, Yuji Takeuchi, Hiroaki Hazama, Yukio Nishiyama, Hirotaka Ogihara, Naruhiko Kaji
-
Patent number: 6791163Abstract: A chip electronic component including a ceramic element and terminal electrodes with metal coating thereon formed on the surface of the ceramic element. A glass layer is formed on a part of the surface of the ceramic element where the terminal electrodes are not formed. A glass material for the glass layer contains at least two species of alkali metal elements selected from Li, Na and K, and the total amount of the alkali metal elements is greater than or equal to 20 atomic percent of the total amount of elements except oxygen contained in the glass material.Type: GrantFiled: September 9, 2003Date of Patent: September 14, 2004Assignee: Murata Manufacturing Co. Ltd.Inventors: Atsushi Kishimoto, Hideaki Niimi, Akira Ando