Plural Non-isolated Transistor Structures In Same Structure Patents (Class 257/566)
- More than two Darlington-connected transistors (Class 257/568)
- Complementary Darlington-connected transistors (Class 257/569)
- With active components in addition to Darlington transistors (e.g., antisaturation diode, bleeder diode connected antiparallel to input transistor base-emitter junction, etc.) (Class 257/570)
- Non-planar structure (e.g., mesa emitter, or having a groove to define resistor) (Class 257/571)
- With resistance means connected between transistor base regions (Class 257/572)
- With housing or contact structure or configuration (Class 257/573)
-
Patent number: 8058704Abstract: A bipolar transistor, comprising a collector, a base and an emitter, in which the collector comprises a relatively heavily doped region, and a relatively lightly doped region adjacent the base, and in which the relatively heavily doped region is substantially omitted from an intrinsic region of the transistor.Type: GrantFiled: November 2, 2009Date of Patent: November 15, 2011Assignee: Analog Devices, Inc.Inventors: Bernard Patrick Stenson, Andrew David Bain, Derek Frederick Bowers, Paul Malachy Daly, Anne Maria Deignan, Michael Thomas Dunbar, Patrick Martin McGuiness, William Allan Lane
-
Patent number: 7968417Abstract: According to an exemplary embodiment, a method for integrating a high speed bipolar transistor in a high speed transistor region of a substrate with a high voltage transistor in a high voltage transistor region of the substrate includes forming a buried subcollector in the high speed transistor region of the substrate. The method further includes forming a first high energy implant region in the high voltage transistor region of the substrate, where the first high energy implant region extends to a depth greater than a depth of a peak dopant concentration of the buried subcollector, thereby increasing a collector-to-emitter breakdown voltage of the high voltage transistor. The collector-to-emitter breakdown voltage of the high voltage transistor can be greater than approximately 5.0 volts. The high speed bipolar transistor can have a cutoff frequency of greater approximately 200.0 GHz.Type: GrantFiled: August 4, 2008Date of Patent: June 28, 2011Assignee: Newport Fab, LLCInventor: Edward Preisler
-
Patent number: 7932582Abstract: In a dual direction BJT clamp, multiple emitter and base fingers are alternatingly connected to ground and pad and share a common sub-collector.Type: GrantFiled: June 18, 2008Date of Patent: April 26, 2011Assignee: National Semiconductor CorporationInventor: Vladislav Vashchenko
-
Patent number: 7902633Abstract: Provided is a semiconductor device including: a silicon substrate; at least two trenches spaced apart from each other, being in parallel with each other, and being formed by vertically etching the silicon substrate from a surface thereof; an electrically insulating film for burying therein at least bottom surfaces of the trenches; a base region formed in a region of the silicon substrate located between the two trenches; and an emitter region and a collector region formed on portions of side surfaces of the trenches, respectively, the portions of the sides located above the insulating film and formed in the base region.Type: GrantFiled: May 21, 2007Date of Patent: March 8, 2011Assignee: Seiko Instruments Inc.Inventor: Kazuhiro Tsumura
-
Publication number: 20110019479Abstract: Techniques for providing a direct injection semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as a direct injection semiconductor memory device including a first region coupled to a source line, a second region coupled to a bit line. The direct injection semiconductor memory device may also include a body region spaced apart from and capacitively coupled to a word line, wherein the body region is electrically floating and disposed between the first region and the second region. The direct injection semiconductor memory device may further include a third region coupled to a carrier injection line configured to inject charges into the body region through the second region.Type: ApplicationFiled: February 1, 2010Publication date: January 27, 2011Applicant: Innovative Silicon ISi SAInventor: Eric Carman
-
Patent number: 7875904Abstract: In a protection circuit of an input/output terminal I/O, three types of PNP bipolar transistors are included. In a first PNP type bipolar transistor 10A, the emitter thereof is connected to the input/output terminal I/O, the base thereof is connected to a high-potential power supply terminal VDD, and the collector thereof is connected to a low-potential power supply terminal VSS. In a second PNP type bipolar transistor 10B, the emitter thereof is connected to the input/output terminal I/O, and the base and the collector thereof are connected to the high-potential power supply terminal VDD. In a third PNP type bipolar transistor 10C, the emitter thereof is connected to the low-potential power supply terminal VSS, and the base and the collector thereof are connected to the high-potential power supply terminal VDD.Type: GrantFiled: October 16, 2009Date of Patent: January 25, 2011Assignee: Renesas Electronics CorporationInventor: Yukio Takahashi
-
Publication number: 20110006396Abstract: A semiconductor device of the present invention comprises: a P type semiconductor substrate, an N-well, a first P+ diffusion region, a second P+ diffusion region, a Schottky diode, a first N+ diffusion region, a second N+ diffusion region, a third P+ diffusion region, a fourth P+ diffusion region, a first insulation layer, a second insulation layer, a first parasitic bipolar junction transistor (BJT), and a second parasitic BJT. The Schottky diode is coupled to an input signal. The first N+ diffusion region and the second N+ diffusion region are coupled to a voltage source, respectively. When a voltage level of the input signal is higher than a voltage level of the voltage source, the Schottky diode conducts charges to make the first parasitic BJT and the second parasitic BJT not conducted.Type: ApplicationFiled: August 12, 2009Publication date: January 13, 2011Inventors: Jing-Chi Yu, Yu-Lun Lu
-
Patent number: 7868387Abstract: A high-voltage, low-leakage, bidirectional electrostatic discharge (ESD, or other electrical overstress) protection device includes a doped well disposed between the terminal regions and the substrate. The device includes an embedded diode for conducting current in one direction, and a transistor feedback circuit for conducting current in the other direction. Variations in the dimensions and doping of the doped well, as well as external passive reference via resistor connections, allow the circuit designer to flexibly adjust the operating characteristics of the device, such as trigger voltage and turn-on speed, to suit the required mixed-signal operating conditions.Type: GrantFiled: June 13, 2008Date of Patent: January 11, 2011Assignee: Analog Devices, Inc.Inventors: Javier A. Salcedo, Jean-Jacques Hajjar, Todd Thomas
-
Patent number: 7800093Abstract: An integrated circuit including a memory cell includes a vertical bipolar select device including a base and an emitter. The memory cell includes a resistive memory element coupled to the emitter and a buried metallized word line contacting the base.Type: GrantFiled: February 1, 2007Date of Patent: September 21, 2010Assignee: Qimonda North America Corp.Inventors: Thomas Happ, Jan Boris Philipp
-
Patent number: 7741700Abstract: A semiconductor device having sufficiently high heat dissipation performance while inhibiting an increase in the area of a chip is provided. In semiconductor device 1, a plurality of HBTs 20 and a plurality of diodes 30 are one-dimensionally and alternately arranged on semiconductor substrate 10. Anode electrode 36 of diode 30 is connected to emitter electrode 27 of HBT 20 via common emitter wiring 42. Diode 30 works as heat dissipating elements dissipating to semiconductor substrate 10 the heat transmitted through common emitter wiring 42 from emitter electrode 27, and also works as a protection diode connected in parallel between an emitter and a collector of HBT 20.Type: GrantFiled: March 30, 2005Date of Patent: June 22, 2010Assignees: NEC Corporation, NEC Electronics CorporationInventors: Naotaka Kuroda, Masahiro Tanomura, Naoto Kurosawa
-
Patent number: 7714389Abstract: A semiconductor device includes a pair of transistors formed in a first conductive type semiconductor substrate. Each of the transistors contains a collector region of a second conductive type, opposite to the first conductive type, formed in the semiconductor substrate, a base region of the first conductive type formed in the collector region, and an emitter region of the second conductive type formed in the base region, the collector region of one transistor of the pair of transistors being separated from that of the other transistor. The semiconductor device further includes a first region of the first conductive type formed between the collector regions of the pair of transistors, and a buried layer of the second conductive type formed in the semiconductor substrate under the collector region of one transistor of the pair of transistors to connect the collector regions of the transistors therethrough.Type: GrantFiled: October 23, 2008Date of Patent: May 11, 2010Assignee: NEC Electronics CorporationInventor: Masaharu Sato
-
Publication number: 20100032714Abstract: In a protection circuit of an input/output terminal I/O, three types of PNP bipolar transistors are included. In a first PNP type bipolar transistor 10A, the emitter thereof is connected to the input/output terminal I/O, the base thereof is connected to a high-potential power supply terminal VDD, and the collector thereof is connected to a low-potential power supply terminal VSS. In a second PNP type bipolar transistor 10B, the emitter thereof is connected to the input/output terminal I/O, and the base and the collector thereof are connected to the high-potential power supply terminal VDD. In a third PNP type bipolar transistor 10C, the emitter thereof is connected to the low-potential power supply terminal VSS, and the base and the collector thereof are connected to the high-potential power supply terminal VDD.Type: ApplicationFiled: October 16, 2009Publication date: February 11, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Yukio Takahashi
-
Patent number: 7642621Abstract: In a protection circuit of an input/output terminal I/O, three types of PNP bipolar transistors are included. In a first PNP type bipolar transistor 10A, the emitter thereof is connected to the input/output terminal I/O, the base thereof is connected to a high-potential power supply terminal VDD, and the collector thereof is connected to a low-potential power supply terminal VSS. In a second PNP type bipolar transistor 10B, the emitter thereof is connected to the input/output terminal I/O, and the base and the collector thereof are connected to the high-potential power supply terminal VDD. In a third PNP type bipolar transistor 10C, the emitter thereof is connected to the low-potential power supply terminal VSS, and the base and the collector thereof are connected to the high-potential power supply terminal VDD.Type: GrantFiled: July 12, 2007Date of Patent: January 5, 2010Assignee: NEC Electronics CorporationInventor: Yukio Takahashi
-
Patent number: 7622756Abstract: A technology which allows a reduction in the thermal resistance of a semiconductor device and the miniaturization thereof is provided. The semiconductor device has a plurality of unit transistors Q, transistor formation regions 3a, 3b, and 3e each having a first number (seven) of the unit transistors Q, and transistor formation regions 3c and 3d each having a second number (four) of the unit transistors Q. The transistor formation regions 3c and 3d are located between the transistor formation regions 3a, 3b, 3e, and 3f and the first number is larger than the second number.Type: GrantFiled: December 28, 2005Date of Patent: November 24, 2009Assignee: Renesas Technology Corp.Inventors: Satoshi Sasaki, Yasunari Umemoto, Yasuo Osone, Tsutomu Kobori, Chushiro Kusano, Isao Ohbu, Kenji Sasaki
-
Patent number: 7587193Abstract: A signal transmission arrangement includes a transformer and a receiver circuit. The transformer has at least one primary winding and at least one secondary winding, each having first and second connections. The receiver circuit is connected to the secondary winding, and has an input and at least one output. The receiver circuit also has a differential input resistance approximating a short circuit. The receiver circuit is configured to convert a current pulse received at the input via the secondary winding to a voltage provided at the at least one output.Type: GrantFiled: May 3, 2006Date of Patent: September 8, 2009Assignee: Infineon Technologies Austria AGInventor: Martin Feldtkeller
-
Patent number: 7576409Abstract: A wafer comprising at least one high Ft HBT and at least one high BVceo HBT having various collector profiles on a common III-V compound semiconductor based wafer. The N+ implant in the collector varies the collector profiles of individual HBTs on the wafer. The method for preparing the device comprises forming of HBT layers up to and including collector layer on non-silicon based substrate, performing ion implantation, annealing for implant activation, and forming remaining HBT layers.Type: GrantFiled: August 10, 2005Date of Patent: August 18, 2009Assignee: HRL Laboratories, LLCInventors: Mary Chen, Marko Sokolich
-
Publication number: 20090108406Abstract: A semiconductor device includes a pair of transistors formed in a first conductive type semiconductor substrate. Each of the transistors contains a collector region of a second conductive type, opposite to the first conductive type, formed in the semiconductor substrate, a base region of the first conductive type formed in the collector region, and an emitter region of the second conductive type formed in the base region, the collector region of one transistor of the pair of transistors being separated from that of the other transistor. The semiconductor device further includes a first region of the first conductive type formed between the collector regions of the pair of transistors, and a buried layer of the second conductive type formed in the semiconductor substrate under the collector region of one transistor of the pair of transistors to connect the collector regions of the transistors therethrough.Type: ApplicationFiled: October 23, 2008Publication date: April 30, 2009Applicant: NEC ELECTRONICS CORPORATIONInventor: Masaharu Sato
-
Patent number: 7495312Abstract: A method for producing vertical bipolar transistors having different voltage breakdown and high-frequency performance characteristics on a single die comprises forming, for each of the vertical bipolar transistors, a buried collector region, and base and emitter regions above the buried collector region. The lateral extensions and locations of the base and emitter regions and of the buried collector region are, for each of the vertical bipolar transistors, selected to create an overlap between the base and emitter regions, and the buried collector region, as seen from above, wherein at least some of the overlaps are selected to be different.Type: GrantFiled: September 30, 2005Date of Patent: February 24, 2009Assignee: Infineon Technologies AGInventors: Patrick Algotsson, Hans Norström, Karin Andersson
-
Publication number: 20090014838Abstract: The invention is based upon a semiconductor device where a high voltage bipolar transistor is manufactured on the same wafer with a high-speed bipolar transistor, and has a characteristic that the high-speed bipolar transistor and the high voltage bipolar transistor are formed on each epitaxial collector layer having the same thickness and are provided with a buried collector region formed in the same process and having the same impurity profile, the buried collector region exists immediately under a base of the high-speed bipolar transistor, no buried collector region and no SIC region exist immediately under a base of the high voltage bipolar transistor and distance between a base region and a collector plug region of the high voltage bipolar transistor is equal to or is longer than the similar distance of the high-speed bipolar transistor.Type: ApplicationFiled: June 23, 2008Publication date: January 15, 2009Inventors: Mitsuru ARAI, Shinichiro Wada, Hideyuki Hosoe
-
Patent number: 7470968Abstract: A passive matching network is connected to an input/output line for an automatic test equipment drive channel to compensate for capacitances associated with a receiver circuit connected to the line, and also an optional current-mode driver circuit. The matching circuit preferably comprises a T-coil circuit that can include a bridging capacitor; separate T-coil circuits can be provided to separately compensate for receiver circuit and current-mode driver circuit capacitances. The driver and receiver circuits can be implemented on a common layer of an integrated circuit, with the T-coil windings implemented in a separate layer of the same integrated circuit that is spaced from the common layer by at least one dielectric layer.Type: GrantFiled: January 4, 2006Date of Patent: December 30, 2008Assignee: Analog Devices, Inc.Inventors: Douglas W. Babcock, Robert A. Duris, Bruce Hecht
-
Publication number: 20080296675Abstract: The invention realizes low on-resistance and high current flow in a semiconductor device in which a current flows in a thickness direction of a semiconductor substrate. A first MOS transistor having first gate electrodes and first source layers is formed on a front surface of a semiconductor substrate, and a second MOS transistor having second gate electrodes and second source layers is formed on a back surface thereof. A drain electrode connected to the semiconductor substrate, a first source electrode connected to the first source layers, a second source electrode connected to the second source layers, and a first penetration hole penetrating the semiconductor substrate are further formed. A first wiring connecting the first source electrode and the second source electrode is formed in the first penetration hole. The semiconductor substrate serves as a common drain region of the first and second MOS transistors.Type: ApplicationFiled: May 28, 2008Publication date: December 4, 2008Applicants: SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.Inventor: Masamichi YANAGIDA
-
Patent number: 7456487Abstract: This disclosure concerns a semiconductor device that includes a first base layer; second base layers provided on a part of a first surface of the first base layer; trenches formed on each side of the second base layers; an emitter layer formed on a surface of the second base layers; a collector layer provided below a second surface of the first base layer, an insulating film formed on an inner wall of the trench, the insulating film being thicker on a bottom of the trench than on a side surface of the trench; a gate electrode formed within the trench, and isolated by the insulating film; and a space section provided between the second base layers adjacent to each other, the space section being electrically isolated from the emitter layer and the second base layers, wherein the space section includes a semiconductor layer being deeper than the second base layers.Type: GrantFiled: October 28, 2004Date of Patent: November 25, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Tsuneo Ogura, Masakazu Yamaguchi, Tomoki Inoue, Hideaki Ninomiya, Koichi Sugiyama
-
Publication number: 20080246117Abstract: A method for manufacturing a semiconductor device that comprises implanting a first dopant type in a well region of a substrate to form implanted sub-regions that are separated by non-implanted areas of the well region. The method also comprises forming an oxide layer over the well region, such that an oxide-converted first thickness of the implanted sub-regions is greater than an oxide-converted second thickness of the non-implanted areas. The method further comprises removing the oxide layer to form a topography feature on the well region. The topography feature comprises a surface pattern of higher and lower portions. The higher portions correspond to locations of the non-implanted areas and the lower portions correspond to the implanted sub-regions.Type: ApplicationFiled: April 5, 2007Publication date: October 9, 2008Applicant: Texas Instruments InccorporatedInventors: Sameer Pendharkar, Binghua Hu, Xinfen Celia Chen
-
Publication number: 20080203533Abstract: A semiconductor device includes a principal IGBT controllable in accordance with a gate voltage applied to a gate electrode thereof, a current detecting IGBT connected to the principal IGBT in parallel and a current detecting part including a detecting resistor capable of detecting a current passing through the current detecting IGBT. The base region of the current detecting IGBT and the emitter region of the principal IGBT are electrically connected to each other, and the emitter region of the current detecting IGBT and the emitter region of the principal IGBT are electrically connected to each other through the detecting resistor.Type: ApplicationFiled: December 14, 2007Publication date: August 28, 2008Inventors: Saichiro KANEKO, Takashi KUNIMATSU
-
Patent number: 7352051Abstract: A cascode of a high-frequency circuit, includes a first transistor having a first base semiconductor region, a first collector semiconductor region and a first emitter semiconductor region, and a second transistor having a second base semiconductor region, a second collector semiconductor region and a second emitter semiconductor region. The first emitter semiconductor region of the first transistor and the second collector semiconductor region of the second transistor are geometrically arranged on top with respect to a wafer surface, while the first collector semiconductor region of the first transistor and the second emitter semiconductor region of the second transistor are geometrically arranged on the bottom with respect to the wafer surface.Type: GrantFiled: August 8, 2005Date of Patent: April 1, 2008Assignee: Atmel Germany GmbHInventor: Christoph Bromberger
-
Publication number: 20080013234Abstract: In a protection circuit of an input/output terminal I/O, three types of PNP bipolar transistors are included. In a first PNP type bipolar transistor 10A, the emitter thereof is connected to the input/output terminal I/O, the base thereof is connected to a high-potential power supply terminal VDD, and the collector thereof is connected to a low-potential power supply terminal VSS. In a second PNP type bipolar transistor 10B, the emitter thereof is connected to the input/output terminal I/O, and the base and the collector thereof are connected to the high-potential power supply terminal VDD. In a third PNP type bipolar transistor 10C, the emitter thereof is connected to the low-potential power supply terminal VSS, and the base and the collector thereof are connected to the high-potential power supply terminal VDD.Type: ApplicationFiled: July 12, 2007Publication date: January 17, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Yukio Takahashi
-
Patent number: 7303968Abstract: A semiconductor device and a method of fabricating a semiconductor device having multiple subcollectors which are formed in a common wafer, in order to provide multiple structures having different characteristic and frequency response are provided. The subcollectors may be provided using different doses or different material implants resulting in devices having different optimum unity current gain cutoff frequency (fT) and breakdown voltage (BVCEO and BVCBO) on a common wafer.Type: GrantFiled: December 13, 2005Date of Patent: December 4, 2007Assignee: International Business Machines CorporationInventors: James S. Dunn, Louis D. Lanzerotti, Steven H. Voldman
-
Patent number: 7253498Abstract: The present invention is generally directed to bipolar transistors with geometry optimized for device performance and various methods of making same. In one illustrative embodiment, the device includes a substrate, an intrinsic base region formed in the substrate, a continuous emitter region formed within the intrinsic base region, the emitter region having a plurality of substantially hexagonal shaped openings defined therein, and a plurality of extrinsic base regions formed in the substrate, wherein each of the extrinsic base regions is positioned within an area defined by one of the plurality of substantially hexagonal shaped openings.Type: GrantFiled: July 6, 2004Date of Patent: August 7, 2007Assignee: Legerity Inc.Inventor: Ranadeep Dutta
-
Patent number: 7217975Abstract: A lateral semiconductor device includes: a semiconductor substrate formed on a base region therein; a plurality of emitter regions with a triangle arrangement in an upper part of the base layer and collector regions surrounding the emitter regions, respectively, apart from the emitter regions with a predetermined space through the base layer; the base layer formed in a concentric circular pattern on the upper part; the emitter regions and collector regions provided with contacts respectively; and emitter and collector wiring layers connected to the contacts.Type: GrantFiled: September 10, 2004Date of Patent: May 15, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Toshiharu Minamoto
-
Patent number: 7215005Abstract: The invention describes the fabrication and structure of an ESD protection device for integrated circuit semiconductor devices with improved ESD protection and resiliency. A vertical bipolar npn transistor forms the basis of the protection device. To handle the large current requirements of an ESD incident, the bipolar transistor has multiple base and emitter elements formed in an npn bipolar array. To assure turn-on of the multiple elements of the array the emitter fingers are continuously or contiguously connected with an unique emitter design layout. The contiguous emitter design provides an improved electrical emitter connection for the device, minimizing any unbalance that can potentially occur when using separate emitter fingers and improving the ability for the simultaneous turn on of the multiple emitter-base elements.Type: GrantFiled: March 2, 2004Date of Patent: May 8, 2007Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Ta-Lee Yu
-
Patent number: 7126171Abstract: A bipolar transistor of the present invention comprises a collector layer made of an n-type semiconductor and an emitter layer made of an n-type semiconductor provided on this collector layer. A gate layer for injecting p-type carriers (holes) into the emitter layer is provided on the emitter layer. A p-type carrier retaining layer is formed between the collector layer and the emitter layer. The p-type carrier retaining layer temporarily retains the p-type carriers that are injected from the gate layer into the emitter layer and diffused in the emitter layer and reach the p-type carrier retaining layer. The bipolar transistor has a structure whose performance is not influenced by sheet resistance of the base layer, and is able to exhibit a high current gain even in a high-frequency region.Type: GrantFiled: November 24, 2004Date of Patent: October 24, 2006Assignee: Sharp Kabushiki KaishaInventor: John Kevin Twynam
-
Patent number: 7126167Abstract: A device integrated in a semiconductor substrate of a first type of conductivity being crowned by a semiconductor layer of a second type of conductivity comprising a voltage controlled resistive structure and an IGBT device, wherein the resistive structure comprises at least one substantially annular region of the first type of conductivity which surrounds a portion of the semiconductor layer.Type: GrantFiled: July 9, 2004Date of Patent: October 24, 2006Assignee: STMicroelectronics S.r.l.Inventors: Davide Patti, Antonino Torres
-
Patent number: 7084484Abstract: A semiconductor integrated circuit including a plurality of bipolar transistors that are produced by forming, in a plurality of transistor-producing regions, a first conductive type emitter layer on the front surface side of a second conductive type base layer that is formed on the surface side of a first conductive collector layer and contains germanium, the first conductive type emitter layer being formed from a semiconductor material having a band gap larger than the base layer. The concentrations of impurities contained in the emitter layers vary among the plurality of transistor-producing regions, and the germanium concentrations differ in the base-emitter junction interfaces of at least two of the transistor-producing regions, such that the ON-state voltages required for turning the plurality of bipolar transistors into an ON state differ from each other.Type: GrantFiled: August 4, 2004Date of Patent: August 1, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Akira Asai, Takeshi Takagi
-
Patent number: 7075168Abstract: A semiconductor device comprises a first base layer of a first conductive type which has a first surface and a second surface; a second base layer of a second conductive type which is formed on the first surface; first and second gate electrodes which are formed by embedding an electrically conductive material into a plurality of trenches via gate insulating films, the plurality of trenches being formed such that bottoms of the trenches reach the first base layer; source layers of the first conductive type which are formed on a surface area of the second base layer so as to be adjacent to both side walls of the trench provided with the first gate electrode and one side wall of the trench provided with the second gate electrode, respectively; an emitter layer of the second conductive type which is formed on the second surface; emitter electrodes which are formed on the second base layer and the source layers; a collector electrode which is formed on the emitter layer; and first and second terminals which are eType: GrantFiled: December 21, 2004Date of Patent: July 11, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Koichi Sugiyama, Tomoki Inoue, Hideaki Ninomiya, Masakazu Yamaguchi
-
Patent number: 7071516Abstract: A PMOS transistor (Q2) provided for developing a short circuit between the base and emitter of an N-type IGBT during turn-OFF includes a P diffusion region (5), a P diffusion region (6), and a conductive film (10) and a second gate electrode (15) provided via a gate oxide film (21) on a surface of an N? epitaxial layer (2) between the P diffusion regions (5 and 6). The gate oxide film (21) is formed in a thickness having a gate breakdown voltage higher than the element breakdown voltage of a typical field oxide film and the like.Type: GrantFiled: June 15, 2004Date of Patent: July 4, 2006Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Tomohide Terashima
-
Patent number: 7067857Abstract: The gist of the present invention is as follows: In a monolithic microwave integrate circuit (MMIC) using a heterojunction bipolar transistor (HBT), via holes are respectively formed from the bottom of the MMIC for the emitter, base and collector. Of the via holes, one is located so as to face the HBT. The respective topside electrodes for the other via holes located so as not to face the HBT are provided in contact with the MMIC substrate.Type: GrantFiled: March 1, 2004Date of Patent: June 27, 2006Assignee: Hitachi, Ltd.Inventors: Kazuhiro Mochizuki, Isao Ohbu, Tomonori Tanoue, Chisaki Takubo, Kenichi Tanaka
-
Patent number: 7064416Abstract: A semiconductor device and a method of fabricating a semiconductor device having multiple subcollectors which are formed in a common wafer, in order to provide multiple structures having different characteristic and frequency response are provided. The subcollectors may be provided using different doses or different material implants resulting in devices having different optimum unity current gain cutoff frequency (fT) and breakdown voltage (BVCEO and BVCBO) on a common wafer.Type: GrantFiled: November 16, 2001Date of Patent: June 20, 2006Assignee: International Business Machines CorporationInventors: James S. Dunn, Louis D. Lanzerotti, Steven H. Voldman
-
Patent number: 6989580Abstract: A process for manufacturing an array of cells, including: implanting, in a body of semiconductor material of a first conductivity type, a common conduction region of the first conductivity type; forming, in the body, above the common conduction region, a plurality of active area regions of a second conductivity type and a first doping level; forming, on top of the body, an insulating layer having first and second openings; implanting first portions of the active area regions through the first openings with a doping agent of the first conductivity type, thereby forming, in the active area regions, second conduction regions of the first conductivity type; implanting second portions of the active area regions through the second openings with a doping agent of the second conductivity type, thereby forming control contact regions of the second conductivity type and a second doping level, higher than the first doping level; forming, on top of the body, a plurality of storage components, each storage component havinType: GrantFiled: October 7, 2003Date of Patent: January 24, 2006Assignees: STMicroelectronics S.r.l., Ovonyx, Inc.Inventors: Fabio Pellizzer, Giulio Casagrande, Roberto Gastaldi, Loris Vendrame, Augusto Benvenuti, Tyler Lowrey
-
Patent number: 6987301Abstract: An electrostatic discharge device may provide better protection of an integrated circuit by more uniform breakdown of a plurality of finger regions. The plurality of finger regions may extend through a first region of a substrate having a first conductivity type and into a second region of the substrate more lightly doped with impurities of the first conductivity type. An electrostatic discharge device may include a collector region having a middle region that may be highly doped with impurities of the first conductivity type. The middle region may be proximate to a layer that is lightly doped with impurities of the first conductivity type and a layer that is doped with impurities of the second conductivity type. The collector region may decrease the breakdown voltage of the electrostatic discharge device.Type: GrantFiled: April 9, 2003Date of Patent: January 17, 2006Assignee: Marvell International Ltd.Inventors: Xin Yi Zhang, Choy Hing Li
-
Patent number: 6977426Abstract: In a semiconductor device comprising a first bipolar transistor and a second bipolar transistor having different voltages formed on a semiconductor substrate made by forming an epitaxial layer on a silicon substrate, in an upper part of the silicon substrate the first bipolar transistor has an N+-type first embedded diffusion layer having an impurity concentration higher than that of the epitaxial layer and the second bipolar transistor has an N-type second embedded diffusion layer having a lower impurity concentration and a deeper diffusion layer depth than the first embedded diffusion layer, whereby a high speed bipolar transistor and a high voltage bipolar transistor are formed on the same substrate.Type: GrantFiled: November 6, 1997Date of Patent: December 20, 2005Assignee: Sony CorporationInventors: Takayuki Gomi, Hiroaki Ammo
-
Patent number: 6900519Abstract: The present invention provides a unique device structure and method that provides increased transistor performance in integrated bipolar circuit devices. The preferred embodiment of the present invention provides improved high speed performance by providing reduced base resistence. The preferred design forms the extrinsic base by diffusing dopants from a dopant source layer and into the extrinsic base region. This diffusion of dopants forms at least a portion of the extrinsic base. In particular, the portion adjacent to the intrinsic base region is formed by diffusion. This solution avoids the problems caused by traditional solutions that implanted the extrinsic base. Specifically, by forming at least a portion of the extrinsic base by diffusion, the problem of damage to base region is minimized. This reduced damage enhances dopant diffusion into the intrinsic base. Additionally, the formed extrinsic base can have improved resistence, resulting in an improved maximum frequency for the bipolar device.Type: GrantFiled: June 10, 2004Date of Patent: May 31, 2005Assignee: International Business Machines CorporationInventors: Marc W. Cantell, James S. Dunn, David L. Harame, Robb A. Johnson, Louis D. Lanzerotti, Stephen A. St. Onge, Brian L. Tessier, Ryan W. Wuthrich
-
Patent number: 6881976Abstract: A BiCMOS semiconductor, and manufacturing method therefore, is provided. A semiconductor substrate having a collector region is provided. A pseudo-gate is formed over the collector region. An emitter window is formed in the pseudo-gate to form an extrinsic base structure. An undercut region beneath a portion of the pseudo-gate is formed to provide an intrinsic base structure in the undercut region. An emitter structure is formed in the emitter window over the intrinsic base structure. An interlevel dielectric layer is formed over the semiconductor substrate, and connections are formed through the interlevel dielectric layer to the collector region, the extrinsic base structure, and the emitter structure. The intrinsic base structure comprises a compound semiconductive material such as silicon and silicon-germanium, or silicon-germanium-carbon, or combinations thereof.Type: GrantFiled: November 6, 2003Date of Patent: April 19, 2005Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Jia Zhen Zheng, Lap Chan, Shao-fu Sanford Chu
-
Patent number: 6876060Abstract: An NPN transistor having an epitaxial region of an N-type silicon/P-type silicon germanium/N-type silicon structure, and a PNP transistor having an epitaxial region of a P-type silicon/N-type silicon germanium/P-type silicon structure are formed on a silicon substrate after the formation of an element-isolating oxide film. At this time, the concentration distribution of germanium in the base of each of the NPN transistor and the PNP transistor is adjusted to have a peak in the collector side, and to descend toward the emitter side. Since each epitaxial layer is independently grown, the speed performance of each transistor can be adjusted to the ultimate while maintaining practical withstand voltage.Type: GrantFiled: September 19, 2002Date of Patent: April 5, 2005Assignee: Renesas Technology Corp.Inventor: Tatsuhiko Ikeda
-
Patent number: 6815801Abstract: The present invention provides a vertical bipolar transistor 110, a method of manufacture therefor, and an integrated circuit including the same. The vertical bipolar transistor 110 may include, in one embodiment, a second epitaxial layer 140 located over a first epitaxial layer 130, wherein the second epitaxial layer includes at least two dopant profiles 143, 147. The vertical bipolar transistor 110 may further include a collector 154, a base 156 and an emitter 158 located over or within the second epitaxial layer 140.Type: GrantFiled: February 28, 2003Date of Patent: November 9, 2004Assignee: Texas Instrument IncorporatedInventors: Gregory G. Romas, Darrel C. Oglesby, Jr., Scott F. Jasper, Philip Najfus, Venkatesh Govindaraju, ChunLiang Yeh, James Lisenby
-
Patent number: 6806555Abstract: A semiconductor component and a method for fabricating it includes a substrate and an epitaxial layer situated thereon and integrating at least a first and a second bipolar component in the layer. The first and second bipolar components have a buried layer and different collector widths. The buried layer of the second component has a larger layer thickness than that of the first component; exactly one epitaxial layer is provided. The different collector widths produced as a result thereof are influenced by the outdiffusion of the dopant of the buried layers by other substances.Type: GrantFiled: May 13, 2002Date of Patent: October 19, 2004Assignee: Infineon Technologies AGInventors: Jakob Huber, Wolfgang Klein
-
Patent number: 6803643Abstract: HBTs in an HBT array are configured non-linearly, i.e., staggered, thus reducing the impact of thermal coupling between adjacent HBTs in the array and bypassing the minimum collector-to-collector spacing design rules required for a linear HBT array. Using this non-linear configuration, adjacent HBTs are misaligned with respect to each other. In a preferred embodiment, adjacent HBTs in the array are configured in a corner-to-corner arrangement, and in a more preferred embodiment, the collectors of the adjacent HBTs are aligned or are common, i.e., the collector of one HBT is shared with the collector of an adjacent HBT. In a most preferred embodiment, the HBTs are ballasted in an emitter-ballast/base-ballast pattern (referred to as “mixed ballasting” or “dual-ballasting”).Type: GrantFiled: September 30, 2002Date of Patent: October 12, 2004Assignee: M/A-Com, Inc.Inventor: Thomas A. Winslow
-
Patent number: 6794730Abstract: A pnp bipolar junction transistor is formed with improved emitter efficiency by reducing the depth of the p well implant to increase carrier concentration in the emitter and making the emitter junction deeper to increase minority lifetime in the emitter. The high gain BJT is formed without added mask steps to the process flow. A blanket high energy boron implant is used to suppress the isolation leakage in SRAM in the preferred embodiment.Type: GrantFiled: December 20, 2001Date of Patent: September 21, 2004Assignee: Texas Instruments IncorporatedInventors: Youngmin Kim, Shaoping Tang, Seetharaman Sridhar, Amitava Chatterjee
-
Patent number: 6784499Abstract: The protecting element includes an NPN transistor having an emitter connected to an input/output terminal and a collector and a base connected to a ground terminal. The input/output terminal has the possibility of receiving a surge voltage. The input/output terminal, which may be referred to as a pad, is connected to a semiconductor integrated circuit IC to be protected against the surge voltage. The arrangement of the semiconductor integrated circuit IC is not limited to a specific one.Type: GrantFiled: June 26, 2003Date of Patent: August 31, 2004Assignee: Renesas Technology Corp.Inventor: Akio Uenishi
-
Patent number: 6764918Abstract: A structure and method of making an NPN heterojunction bipolar transistor (100) includes a semiconductor substrate (11) with a first region (82) containing a dopant (86) for forming a base region of the transistor. A second region (84) adjacent to the first region is used to form an emitter region of the transistor. An interstitial trapping material (81) reduces diffusion of dopants in the base region during subsequent thermal processing.Type: GrantFiled: December 2, 2002Date of Patent: July 20, 2004Assignee: Semiconductor Components Industries, L.L.C.Inventor: Gary H. Loechelt
-
Patent number: RE40222Abstract: A device including an IGBT a formed on a chip of silicon consisting of a P type substrate with an N type epitaxial layer that contains a first P type region and a termination structure, and having a first P type termination region that surrounds the first region, a first electrode in contact with the first termination region, and a second electrode shaped in the form of a frame close to the edge of the chip and connected to a third electrode in contact with the bottom of the chip. A fourth electrode made in one piece with the first electrode is in contact with the first region. The termination structure also comprises a fifth electrode in contact with the epitaxial layer along a path parallel to the edge of the first termination region and connected to the second electrode and a second P type termination region that surrounds the fifth electrode and a sixth electrode, and which is in contact with the second termination region, connected to the first electrode.Type: GrantFiled: April 24, 2003Date of Patent: April 8, 2008Assignee: STMicroelectronics S.r.l.Inventor: Leonardo Fragapane