Epitaxial Re-growth Of Non-monocrystalline Semiconductor Material, E.g., Lateral Epitaxy By Seeded Solidific Ation, Solid-state Crystallization, Solid-state Graphoepitaxy, Explosive Crystallization, Grain Growth In Polycrystalline Material (epo) Patents (Class 257/E21.133)
-
Patent number: 8367527Abstract: A method of fabricating a polycrystalline silicon thin that includes a metal layer forming operation of forming a metal layer on an insulating substrate, a first silicon layer forming operation of stacking a silicon layer on the metal layer formed in the metal layer forming operation, a first annealing operation of forming a silicide layer using by moving catalyst metal atoms from the metal layer to the silicon layer using an annealing process, a second silicon layer forming operation of stacking an amorphous silicon layer on the silicide layer, and a crystallization operation of crystallizing the amorphous silicon layer into crystalline silicon through the medium of particles of the silicide layer.Type: GrantFiled: November 21, 2011Date of Patent: February 5, 2013Assignee: Nokord Co., Ltd.Inventors: Won Tae Lee, Han Sick Cho, Hyung Su Kim
-
Patent number: 8361890Abstract: Systems, methods, and products of processes consistent with the innovations herein relate to aspects involving crystallization of layers on substrates. In one exemplary implementation, there is provided a method of fabricating a device. Moreover, such method may include placing an amorphous/poly material on a substrate and heating the material via a sub-melt laser anneal process to transform the material into crystalline form.Type: GrantFiled: July 28, 2010Date of Patent: January 29, 2013Assignee: Gigasi Solar, Inc.Inventor: Venkatraman Prabhakar
-
Patent number: 8357595Abstract: Method of producing a semiconductor device, comprising: a) providing a semiconductor substrate, b) providing an insulating layer on a top surface of the semiconductor substrate, c) making an amorphous layer in a top layer of said semiconductor substrate by a suitable implant, d) implanting a dopant into said semiconductor substrate through said insulating layer to provide said amorphous layer with a predetermined doping profile, said implant being performed such that said doping profile has a peak value located within said insulating layer, e) applying a solid phase epitaxial regrowth action to regrow said amorphous layer and activate said dopant.Type: GrantFiled: December 10, 2004Date of Patent: January 22, 2013Assignee: IMECInventor: Bartlomiej J. Pawlak
-
Patent number: 8357596Abstract: A method of crystallizing a silicon layer and a method of manufacturing a TFT, the method of crystallizing a silicon layer including forming a catalyst metal layer on a substrate; forming a catalyst metal capping pattern on the catalyst metal layer; forming a second amorphous silicon layer on the catalyst metal capping pattern; and heat-treating the second amorphous silicon layer to form a polycrystalline silicon layer.Type: GrantFiled: May 31, 2011Date of Patent: January 22, 2013Assignee: Samsung Display Co., Ltd.Inventors: Seung-Kyu Park, Ki-Yong Lee, Jin-Wook Seo, Min-Jae Jeong, Yun-Mo Chung, Yong-Duck Son, Byung-Soo So, Byoung-Keon Park, Kil-Won Lee, Dong-Hyun Lee, Jong-Ryuk Park, Tak-Young Lee, Jae-Wan Jung
-
Patent number: 8344453Abstract: A method of forming a localized SOI structure in a substrate (10) wherein a trench (18) is formed in the substrate, and a dielectric layer (20) is formed on the base of the trench (18). The trench is filled with semiconductor material (22) by means of epitaxial growth.Type: GrantFiled: October 14, 2008Date of Patent: January 1, 2013Assignee: NXP B.V.Inventor: Markus Gerhard Andreas Muller
-
Patent number: 8338278Abstract: To form a semiconductor film with a thickness of 50 nm or less, which includes a large grain crystal by totally melting the semiconductor film with a laser beam. A projection having a triangular cross section is formed on the surface of a semiconductor film. The shape of the projection is a conical shape or a triangular prismatic shape. A laser beam which has entered a projection of the semiconductor film travels toward a substrate while being greatly refracted and totally reflected at the interface between the projection and the air. Further, since the laser beam enters the semiconductor film from a projection, the laser beam which is incident on the interface between an insulating film and a semiconductor is very likely totally reflected. Thus, when a laser beam enters a semiconductor film from a projection, the time during which the laser beam propagates through the semiconductor film is longer, which can increase the absorptance of the semiconductor film.Type: GrantFiled: November 27, 2007Date of Patent: December 25, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Koichiro Tanaka, Takatsugu Omata
-
Patent number: 8338248Abstract: A semiconductor element includes: a p-type semiconductor region; an n-type light-receiving surface buried region buried in the semiconductor region; an n-type charge accumulation region buried in the semiconductor region, continuously to the light-receiving surface buried region, establishing a deeper potential well depth than the light-receiving surface buried region; a charge read-out region configured to read out the charges accumulated in the charge accumulation region; an exhaust-drain region buried in the semiconductor region, configured to extract the charges from the light-receiving surface buried region; a first potential controller configured to extract the charges from the light-receiving surface buried region to the exhaust-drain region; and a second potential controller configured to transfer the charges from the charge accumulation region to the charge read-out region.Type: GrantFiled: December 25, 2009Date of Patent: December 25, 2012Assignee: National University Corporation Shizuoka UniversityInventor: Shoji Kawahito
-
Patent number: 8314428Abstract: A thin film transistor including a lightly doped drain (LDD) region or offset region, wherein the thin film transistor is formed so that primary crystal grain boundaries of a polysilicon substrate are not positioned in the LDD or offset region.Type: GrantFiled: December 15, 2003Date of Patent: November 20, 2012Assignee: Samsung Display Co., Ltd.Inventors: Ji Yong Park, Ki Yong Lee, Hye Hyang Park
-
Patent number: 8309986Abstract: Semiconductor structures include a trench formed proximate a substrate including a first semiconductor material. A crystalline material including a second semiconductor material lattice mismatched to the first semiconductor material is formed in the trench. Process embodiments include removing a portion of the dielectric layer to expose a side portion of the crystalline material and defining a gate thereover. Defects are reduced by using an aspect ratio trapping approach.Type: GrantFiled: May 13, 2011Date of Patent: November 13, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Anthony J. Lochtefeld
-
Publication number: 20120273790Abstract: In one embodiment, a method of manufacturing a semiconductor device includes forming an amorphous semiconductor film on a substrate. The method further includes annealing the amorphous semiconductor film by irradiating the substrate with a microwave to form a polycrystalline semiconductor film from the amorphous semiconductor film. The method further includes forming a transistor whose channel is the polycrystalline semiconductor film.Type: ApplicationFiled: March 8, 2012Publication date: November 1, 2012Inventors: Tomonori AOYAMA, Kiyotaka MIYANO
-
Publication number: 20120248455Abstract: A method of forming a crystalline silicon layer on a substrate is disclosed. In one aspect, the method includes performing a metal induced crystallization process. The process includes depositing a metal (e.g. aluminum) on the substrate at a first temperature, the metal having an external surface. The method may also include oxidizing the external surface of the metal at a second temperature, and depositing amorphous silicon on the oxidized external surface of the metal at a third temperature. The method may also include annealing the metal and the silicon at a fourth temperature, whereby a crystalline silicon layer is obtained on the substrate covered by an external layer comprising the metal, and removing the external layer comprising the metal thereby exposing the crystalline silicon layer, wherein at least the first temperature and the fourth temperature (crystallization temperature) are not lower than 200° C.Type: ApplicationFiled: March 1, 2012Publication date: October 4, 2012Applicants: Katholieke Universiteit Leuven, IMECInventor: Dries Van Gestel
-
Patent number: 8278716Abstract: A thin film transistor, a method of fabricating the thin film transistor, and an organic light emitting diode (OLED) display device including the thin film transistor, the thin film transistor including: a substrate; a buffer layer formed on the substrate; a first semiconductor layer disposed on the buffer layer; a second semiconductor layer disposed on the first semiconductor layer, which is larger than the first semiconductor layer; a gate electrode insulated from the first semiconductor layer and the second semiconductor layer; a gate insulating layer to insulate the gate electrode from the first semiconductor layer and the second semiconductor layer; source and drain electrodes insulated from the gate electrode and connected to the second semiconductor layer; an insulating layer disposed on the source and drain electrodes, and an organic light emitting diode connected to one of the source and drain electrodes.Type: GrantFiled: December 30, 2009Date of Patent: October 2, 2012Assignee: Samsung Display Co., Ltd.Inventors: Byoung-Keon Park, Dong-Hyun Lee, Kil-Won Lee, Tae-Hoon Yang, Jin-Wook Seo, Ki-Yong Lee, Ji-Su Ahn, Maxim Lisachenko
-
Patent number: 8247317Abstract: Embodiments of the present invention provide methods of solid phase recrystallization of thin film using a plurality of pulses of electromagnetic energy. In one embodiment, the methods of the present invention may be used to anneal an entire substrate surface or selected regions of a surface of a substrate by delivering a plurality of pluses of energy to a crystalline seed region or layer upon which an amorphous layer is deposited to recrystallize the amorphous layer so that it has the same grain structure and crystal orientation as that of the underlying crystalline seed region or layer.Type: GrantFiled: April 21, 2010Date of Patent: August 21, 2012Assignee: Applied Materials, Inc.Inventors: Stephen Moffatt, Aaron Muir Hunter, Bruce E. Adams
-
Publication number: 20120190180Abstract: A method for making a polycrystalline composition, wherein the method includes the steps of a) preparing a precursor material, b) heating the precursor material to a reaction temperature in the presence of a precursor vapor supplied from a source at a preselected partial pressure, for a sufficient time to initiate an interaction between the precursor material and the precursor vapor to form a heated precursor material, and c) cooling the heated precursor material at a predetermined cooling rate, optionally, in the presence of the precursor vapor supplied at a partial pressure, to yield the polycrystalline composition.Type: ApplicationFiled: January 24, 2011Publication date: July 26, 2012Inventors: Joseph D. LoBue, Dingyuan Lu, Louay Eldada
-
Patent number: 8227326Abstract: A crystallization method, a method of manufacturing a thin-film transistor, and a method of manufacturing a display device are provided. The crystallization method includes: forming a backup amorphous silicon layer on a substrate, forming nickel particles on the backup amorphous silicon layer, converting the backup amorphous silicon layer into an amorphous silicon layer by thermally processing the backup amorphous silicon layer so as to diffuse the nickel particles throughout said backup amorphous silicon layer; and irradiating the amorphous silicon layer with energy from a laser.Type: GrantFiled: December 16, 2010Date of Patent: July 24, 2012Assignee: Samsung Mobile Display Co., Ltd.Inventors: Kwang-Hae Kim, Moo-Jin Kim
-
Publication number: 20120129323Abstract: A method for manufacturing a semiconductor thin film is provided which can form its crystal grains having a uniform direction of crystal growth and being large in size and a manufacturing equipment using the above method, and a method for manufacturing a thin film transistor. In the above method, by applying an energy beam partially intercepted by a light shielding element, melt and re-crystallization occur with a light-shielded region as a starting point. The irradiation of the beam gives energy to the light-shielded region of the silicon thin film so that melt and re-crystallization occur with the light-shielded region as the starting point and so that a local temperature gradient in the light-shielded region is made to be 1200° C./?m or more. In the manufacturing method, a resolution of an optical system used to apply the energy beam is preferably 4 ?m or less.Type: ApplicationFiled: January 26, 2012Publication date: May 24, 2012Applicant: GETNER FOUNDATION LLCInventor: Hiroshi Tanabe
-
Patent number: 8174013Abstract: A semiconductor device includes a semiconductor layer having a channel region, an impurity layer having a source region and a drain region, and a gate electrode provided so as to face the semiconductor layer with a gate insulating film interposed therebetween. The semiconductor layer has a layered structure of at least a first amorphous film and a crystalline film including a crystal phase, and the first amorphous film is formed directly on the gate insulating film.Type: GrantFiled: August 3, 2007Date of Patent: May 8, 2012Assignee: Sharp Kabushiki KaishaInventors: Masao Moriguchi, Yuichi Saito
-
Patent number: 8168979Abstract: According to a crystallization method, in the crystallization by irradiating a non-single semiconductor thin film of 40 to 100 nm provided on an insulation substrate with a laser light, a light intensity distribution having an inverse peak pattern is formed on the surface of the substrate, a light intensity gradient of the light intensity distribution is controlled, a crystal grain array is formed in which each crystal grain is aligned having a longer shape in a crystal growth direction than in a width direction and having a preferential crystal orientation (100) in a grain length direction, and a TFT is formed in which a source region and a drain region are formed so that current flows across a plurality of crystal grains of the crystal grain array in the crystal growth direction.Type: GrantFiled: May 18, 2009Date of Patent: May 1, 2012Assignee: Advanced LCD Technologies Development Center Co., Ltd.Inventors: Tomoya Kato, Masakiyo Matsumura
-
Publication number: 20120091414Abstract: According to one embodiment, a semiconductor device includes a plurality of silicon films. The plurality of silicon films are disposed on one plane and are made of polysilicon containing an impurity. A crystal orientation of each of the silicon films is a (311) orientation.Type: ApplicationFiled: March 21, 2011Publication date: April 19, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Yoko IWAKAJI, Jun Hirota, Moto Yabuki, Wakana Kai, Hirokazu Ishida, Ichiro Mizushima
-
Patent number: 8148244Abstract: A lateral growth method for defect reduction of semipolar nitride films. The process steps include selecting a semipolar nitride plane and composition, selecting a suitable substrate for growth of the semipolar nitride plane and composition, and applying a selective growth process in which the semipolar nitride nucleates on some areas of the substrate at the exclusion of other areas of the substrate, wherein the selective growth process includes lateral growth of nitride material by a lateral epitaxial overgrowth (LEO), sidewall lateral epitaxial overgrowth (SLEO), cantilever epitaxy or nanomasking.Type: GrantFiled: July 13, 2006Date of Patent: April 3, 2012Assignees: The Regents of the University of California, Japan Science and Technology AgencyInventors: Troy J. Baker, Benjamin A. Haskell, James S. Speck, Shuji Nakamura
-
Publication number: 20120061679Abstract: Compositions and methods for controlled polymerization and/or oligomerization of hydrosilanes compounds including those of the general formulae SinH2n and SinH2n+2 as well as alkyl- and arylsilanes, to produce soluble silicon polymers as a precursor to silicon films having low carbon content.Type: ApplicationFiled: November 17, 2011Publication date: March 15, 2012Inventors: Dmitry KARSHTEDT, Joerg ROCKENBERGER, Fabio ZÜRCHER, Brent RIDLEY, Erik SCHER
-
Publication number: 20120058631Abstract: An object is to provide a semiconductor device with improved reliability and for which a defect due to an end portion of a semiconductor layer provided in an island-shape is prevented, and a manufacturing method thereof. A structure includes an island-shaped semiconductor layer provided over a substrate, an insulating layer provided over a top surface and a side surface of the island-shaped semiconductor layer, and a gate electrode provided over the island-shaped semiconductor layer with the insulating layer interposed therebetween. In the insulating layer provided to be in contact with the island-shaped semiconductor layer, a region that is in contact with the side surface of the island-shaped semiconductor layer is made to have a lower dielectric constant than a region over the top surface of the island-shaped semiconductor layer.Type: ApplicationFiled: November 14, 2011Publication date: March 8, 2012Inventors: Kazuko Ikeda, Shinya Sasagawa, Hideomi Suzawa, Shunpei Yamazaki
-
Polycrystalline silicon layer, flat panel display using the same, and method of fabricating the same
Patent number: 8125033Abstract: A polycrystalline silicon layer, a flat panel display using the polycrystalline silicon layer, and a method of fabricating the same are provided. The polycrystalline silicon layer is formed by crystallizing a seed region of an amorphous silicon layer using a super grain silicon (SGS) crystallization technique. The crystallinity of the seed region spread into a crystallization region beyond the seed region. The crystallization region is formed into a semiconductor layer that can be incorporated to make a thin film transistor to drive flat panel displays. The semiconductor layer made by the method of the present invention provides uniform growth of grain boundaries, and characteristics of a thin film transistor made of the semiconductor layer are improved.Type: GrantFiled: December 12, 2006Date of Patent: February 28, 2012Assignee: Samsung Mobile Display Co., Ltd.Inventors: Tae-Hoon Yang, Ki-Yong Lee, Jin-Wook Seo, Byoung-Keon Park -
Patent number: 8119904Abstract: A multi-junction photovoltaic device includes a silicon substrate and a dielectric layer formed on the silicon substrate. A germanium layer is formed on the dielectric layer. The germanium includes a crystalline structure that is substantially similar to the crystalline structure of the silicon substrate. A first photovoltaic sub-cell includes a first plurality of doped semiconductor layers formed on the germanium layer. At least a second photovoltaic sub-cell includes a second plurality of doped semiconductor layers formed on the first photovoltaic sub-cell that is on the germanium layer that is on the dielectric layer.Type: GrantFiled: July 31, 2009Date of Patent: February 21, 2012Assignee: International Business Machines CorporationInventors: Supratik Guha, Harold J. Hovel
-
Publication number: 20120018733Abstract: Systems, methods, devices, and products of processes consistent with the innovations herein relate to thin-film solar cells and other devices. In one exemplary implementation, there is provided a thin film device.Type: ApplicationFiled: July 25, 2011Publication date: January 26, 2012Inventor: Venkatraman Prabhakar
-
Patent number: 8089071Abstract: A thin film semiconductor device is provided. The semiconductor device includes a semiconductor thin film configured to have an active region turned into a polycrystalline region through irradiation with an energy beam, and a gate electrode configured to be provided to traverse the active region. Successive crystal grain boundaries extend along the gate electrode in a channel part that is the active region overlapping with the gate electrode, and the crystal grain boundaries traverse the channel part and are provided cyclically in a channel length direction.Type: GrantFiled: March 7, 2007Date of Patent: January 3, 2012Assignee: Sony CorporationInventors: Akio Machida, Toshio Fujino, Tadahiro Kono
-
Publication number: 20110312135Abstract: A method of crystallizing a silicon layer and a method of manufacturing a TFT, the method of crystallizing a silicon layer including forming a catalyst metal layer on a substrate; forming a catalyst metal capping pattern on the catalyst metal layer; forming a second amorphous silicon layer on the catalyst metal capping pattern; and heat-treating the second amorphous silicon layer to form a polycrystalline silicon layer.Type: ApplicationFiled: May 31, 2011Publication date: December 22, 2011Inventors: Seung-Kyu Park, Ki-Yong Lee, Jin-Wook Seo, Min-Jae Jeong, Yun-Mo Chung, Yong-Duck Son, Byung-Soo So, Byoung-Keon Park, Kil-Won Lee, Dong-Hyun Lee, Jong-Ryuk Park, Tak-Young Lee, Jae-Wan Jung
-
Patent number: 8067278Abstract: A semiconductor device includes at least one thin film transistor including a semiconductor layer that has a crystalline region including a channel region, a source region and a drain region, a gate insulating film disposed at least on the channel region, the source region and the drain region of the semiconductor layer, and a gate electrode arranged so as to oppose the channel region via the gate insulating film. At least a portion of the semiconductor layer includes a catalyst element capable of promoting crystallization, and the semiconductor layer further includes a gettering region that includes the catalyst element at a higher concentration than in the channel region or the source region and the drain region. The thickness of the gate insulating film on the gettering region is smaller than that on the source region and the drain region, or the gate insulating film is not disposed on the gettering region.Type: GrantFiled: July 27, 2010Date of Patent: November 29, 2011Assignee: Sharp Kabushiki KaishaInventor: Naoki Makita
-
Publication number: 20110287592Abstract: A method for manufacturing a semiconductor device is provided, which comprises at least a steps of forming a gate insulating film over a substrate, a step of forming a microcrystalline semiconductor film over the gate insulating film, and a step of forming an amorphous semiconductor film over the microcrystalline semiconductor film. The microcrystalline semiconductor film is formed by introducing a silicon hydride gas or a silicon halide gas when a surface of the gate insulating film is subjected to hydrogen plasma to generate a crystalline nucleus over the surface of the gate insulating film, and by increasing a flow rate of the silicon hydride gas or the silicon halide gas.Type: ApplicationFiled: August 5, 2011Publication date: November 24, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Shunpei Yamazaki
-
Patent number: 8058083Abstract: It is an object of one embodiment of the preset invention to conduct separation without damaging a semiconductor element when the semiconductor element is made flexible. Further, it is another object of one embodiment of the preset invention to provide a technique for weakening adhesion between a separation layer and a buffer layer. Furthermore, it is another object of one embodiment of the preset invention to provide a technique for preventing generation of the bending stress on a semiconductor element due to separation. A semiconductor element formed over a separation layer with a buffer layer interposed therebetween is separated by dissolving the separation layer by using an etchant. Alternatively, separation is conducted by inserting a film into a region where a separation layer is dissolved by being in contact with an etchant and moving the film in a direction toward a region where the separation layer is not dissolved.Type: GrantFiled: November 17, 2009Date of Patent: November 15, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shingo Eguchi, Yoshiaki Oikawa, Masahiro Katayama, Ami Nakamura, Yohei Monma
-
Patent number: 8043943Abstract: A method for forming polycrystalline semiconductor film from amorphous semiconductor film at reduced temperatures and/or accelerated rates. The inclusion of a small percentage of semiconductor material, such as 2% within the metal layer, reduces the temperatures required for crystallization of the amorphous semiconductor by at least 50° C. in comparison to the use of the metal layer without the small percentage of semiconductor material. During a low temperature isothermal annealing process adjacent Al-2% Si and a-Si films undergo a layer exchange resulting in formation of a continuous polycrystalline silicon film having good physical and electrical properties. Formation of polycrystalline-semiconductor in this manner is suitable for use with low temperature substrates (e.g., glass, plastic) as well as with numerous integrated circuit and MEMs fabrication devices and practices.Type: GrantFiled: December 31, 2009Date of Patent: October 25, 2011Assignee: The Regents of the University of CaliforniaInventors: Roya Maboudian, Frank W. DelRio, Joanna Lai, Tsu-Jae King Liu
-
Publication number: 20110253987Abstract: A method of crystallizing a silicon layer. An amorphous silicon layer is formed on a buffer layer on a substrate. A catalyst metal layer is formed on the amorphous silicon layer to have a density of from about 1011 to about 1015 atom/cm2. A crystalline seed having a pyramid shape is formed on an interface between the amorphous silicon layer and the buffer layer as a catalyst metal of the catalyst metal layer diffuses into the amorphous silicon layer. The amorphous silicon layer is thermal-treated so that a polysilicon layer is formed as a silicon crystal grows by the crystallization seed.Type: ApplicationFiled: January 24, 2011Publication date: October 20, 2011Applicant: Samsung Mobile Display Co., Ltd.Inventors: Yun-Mo CHUNG, Ki-Yong Lee, Jin-Wook Seo, Kil-Won Lee, Bo-Kyung Choi
-
Patent number: 8030190Abstract: Provided is a method of manufacturing a crystalline semiconductor thin film formed on an amorphous or poly-crystalline substrate such as a glass substrate, a ceramic substrate, and a plastic substrate through induction heating using photo-charges. The method of manufacturing a crystalline semiconductor thin film includes a process of forming a low-concentration semiconductor layer on an inexpensive amorphous or poly-crystalline substrate such as a glass substrate, a ceramic substrate, and a plastic substrate and a process of crystallizing the low-concentration semiconductor layer through an induction heating manner using photo-charges. Accordingly, a low-concentration crystalline semiconductor thin film having characteristics better than those of general amorphous or poly-crystalline semiconductor thin film can be obtained by using simple processes at low production cost.Type: GrantFiled: July 15, 2008Date of Patent: October 4, 2011Assignee: Siliconfile Technologies Inc.Inventor: Byoung-Su Lee
-
Patent number: 8022408Abstract: Example embodiments relate to a crystalline nanowire substrate having a structure in which a crystalline nanowire film having a relatively fine line-width may be formed on a substrate, a method of manufacturing the same, and a method of manufacturing a thin film transistor using the same. The method of manufacturing the crystalline nanowire substrate may include preparing a substrate, forming an insulating film on the substrate, forming a silicon film on the insulating film, patterning the insulating film and the silicon film into a strip shape, reducing the line-width of the insulating film by undercut etching at least one lateral side of the insulating film, and forming a self-aligned silicon nanowire film on an upper surface of the insulating film by melting and crystallizing the silicon film.Type: GrantFiled: March 22, 2010Date of Patent: September 20, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hans S. Cho, Takashi Noguchi, Wenxu Xianyu, Do-Young Kim, Huaxiang Yin, Xiaoxin Zhang
-
Publication number: 20110223748Abstract: Disclosed herein is a method of crystallizing an amorphous material for use in fabrication of thin film transistors. The method includes forming an amorphous silicon layer on a substrate, depositing a Ni metal layer on part of the amorphous silicon layer, and heat-treating the amorphous silicon layer to cause phase transition of the amorphous silicon, wherein the Ni metal layer is deposited to an average thickness of 0.79 ? or less. The method can crystallize an amorphous material for use in thin film transistors using the metal induced lateral crystallization while restricting thickness and density of Ni, thereby minimizing current leakage in the thin film transistor.Type: ApplicationFiled: May 19, 2009Publication date: September 15, 2011Applicant: KYUNGHEE UNIVERSITY INDUSTRIAL & ACADEMIC COLLABORInventors: Jin Jang, Jae-Hwan Oh, Dong-Han Kang, Jun-Hyuk Cheon
-
Patent number: 8017509Abstract: The present invention relates a method for forming a monocrystalline GeN layer (4) on a substrate (1) comprising at least a Ge surface (3). The method comprises, while heating the substrate (1) to a temperature between 550° C. and 940° C., exposing the substrate (1) to a nitrogen gas flow. The present invention furthermore provides a structure comprising a monocrystalline GeN layer (4) on a substrate (1). The monocrystalline GeN formed by the method according to embodiments of the invention allows passivation of surface states present at the Ge surface (3).Type: GrantFiled: July 20, 2007Date of Patent: September 13, 2011Assignees: IMEC, Vrije Universiteit BrusselInventors: Ruben Lieten, Stefan Degroote, Gustaaf Borghs
-
Patent number: 8017507Abstract: A TFT and the like capable of realizing performances such as a low threshold voltage value, high carrier mobility and a low leak current easily. A TFT consists of a polycrystalline Si film having a small heat capacity part and a large heat capacity part, and the small heat capacity part is used at least as a channel part. The polycrystalline Si film is formed of a crystal grain film through laser annealing of an energy density with which the small heat capacity part melts completely but the large heat capacity part does not melt completely. Since the channel part is formed of large crystal grains grown from the boundaries between the small heat capacity part and the large heat capacity parts, it is possible to realize performances such as a low threshold voltage value, high carrier mobility and a low leak current by using a typical laser annealing device.Type: GrantFiled: May 7, 2010Date of Patent: September 13, 2011Assignee: NEC CorporationInventor: Hiroshi Okumura
-
Publication number: 20110215333Abstract: According to one embodiment, a method for manufacturing a semiconductor device, wherein an amorphous semiconductor film comprising a microcrystal is annealed using a microwave, to crystallize the amorphous semiconductor film comprising the microcrystal using the microcrystal as a nucleus.Type: ApplicationFiled: September 16, 2010Publication date: September 8, 2011Inventors: Tomonori AOYAMA, Yusuke Oshiki, Kiyotaka Miyano
-
Publication number: 20110207301Abstract: A process for coating a substrate heated to a temperature below the condensation temperature of a semiconductor material at atmospheric pressure is disclosed, the process including the steps of mixing a mass of semiconductor material and a heated inert gas stream, vaporizing the controlled mass of semiconductor material within the inert gas to generate a sub-saturated fluid mixture, directing the sub-saturated fluid mixture at the substrate, wherein the substrate is at substantially atmospheric pressure, depositing a layer of the semiconductor material onto a surface of the substrate, extracting undeposited semiconductor material, and repeating the steps of generating, directing, depositing, and extracting, to minimize an amount of undeposited semiconductor material.Type: ApplicationFiled: February 19, 2010Publication date: August 25, 2011Inventors: Kenneth R. Kormanyos, Nicholas A. Reiter
-
Patent number: 7981778Abstract: Embodiments of the present invention provide a method for converting a doped amorphous silicon layer deposited onto a crystalline silicon substrate into crystalline silicon having the same grain structure and crystal orientation as the underlying crystalline silicon substrate upon which the amorphous silicon was initially deposited. Additional embodiments of the present invention provide depositing a dielectric passivation layer onto the amorphous silicon layer prior to the conversion. A temperature gradient is provided at a temperature and for a time period sufficient to provide a desired p-n junction depth and dopant profile.Type: GrantFiled: July 22, 2009Date of Patent: July 19, 2011Assignee: Applied Materials, Inc.Inventors: Virendra V. Rana, Robert Z. Bachrach
-
Patent number: 7977706Abstract: Semiconductor structures include a trench formed proximate a substrate including a first semiconductor material. A crystalline material including a second semiconductor material lattice mismatched to the first semiconductor material is formed in the trench. Process embodiments include removing a portion of the dielectric layer to expose a side portion of the crystalline material and defining a gate thereover. Defects are reduced by using an aspect ratio trapping approach.Type: GrantFiled: August 13, 2010Date of Patent: July 12, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Anthony J. Lochtefeld
-
Patent number: 7972971Abstract: The disclosure relates to a method for producing a microelectronic device including a plurality of Si1-yGey based semi-conducting zones (where 0<y?1) which have different respective Germanium contents, comprising the steps of: a) formation on a substrate covered with a plurality of Si1-yGey based semi-conducting zones (where 0<x<1 and x<y) and identical compositions, of at least one mask comprising a set of masking blocks, wherein the masking blocks respectively cover at least one semi-conducting zone of the said plurality of semi-conducting zones, wherein several of said masking blocks have different thicknesses and/or are based on different materials, b) oxidation of the semi-conducting zones of the said plurality of semi-conducting zones through said mask.Type: GrantFiled: June 11, 2007Date of Patent: July 5, 2011Assignees: Commissariat A l'Energie Atomique, STMicroelectronics SAInventors: Jean-Francois Damlencourt, Yves Morand, Laurent Clavelier
-
Publication number: 20110151651Abstract: A method of forming an integrated circuit device that includes a plurality of multiple gate FinFETs (MuGFETs) is disclosed. Fins of different crystal orientations for PMOS and NMOS MuGFETs are formed through amorphization and crystal regrowth on a direct silicon bonded (DSB) hybrid orientation technology (HOT) substrate. PMOS MuGFET fins are formed with channels defined by fin sidewall surfaces having (110) crystal orientations. NMOS MuGFET fins are formed with channels defined by fin sidewall surfaces having (100) crystal orientations in a Manhattan layout with the sidewall channels of the different PMOS and NMOS MuGFETs aligned at 0° or 90° rotations.Type: ApplicationFiled: February 28, 2011Publication date: June 23, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Weize Xiong, Cloves Rinn Cleavelin, Angelo Pinto, Rick L. Wise
-
Publication number: 20110146791Abstract: Methods of preparing a thin crystalline silicon film for transfer and devices utilizing a transferred crystalline silicon film are disclosed. The methods include preparing a silicon growth substrate which has an interface defining substance associated with an exterior surface. The methods further include depositing an epitaxial layer of silicon on the silicon growth substrate at the surface and separating the epitaxial layer from the substrate substantially along the plane or other surface defined by the interface defining substance. The epitaxial layer may be utilized as a thin film of crystalline silicon in any type of semiconductor device which requires a crystalline silicon layer. In use, the epitaxial transfer layer may be associated with a secondary substrate.Type: ApplicationFiled: August 21, 2008Publication date: June 23, 2011Applicant: ALLIANCE FOR SUSTAINABLE ENERGY, LLCInventors: Charles Teplin, Howard M. Branz
-
Patent number: 7960220Abstract: A method of forming polysilicon, a thin film transistor (TFT) using the polysilicon, and a method of fabricating the TFT are disclosed. The method of forming the polysilicon comprises: forming an insulating layer on a substrate; forming a first electrode and a second electrode on the insulating layer; forming at least one heater layer on the insulating layer so as to connect the first electrode and the second electrode; forming an amorphous material layer containing silicon on the heater layer(s); forming a through-hole under the heater layer(s) by etching the insulating layer; and crystallizing the amorphous material layer into a polysilicon layer by applying a voltage between the first electrode and the second electrode so as to heat the heater layer(s).Type: GrantFiled: August 3, 2007Date of Patent: June 14, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-Hee Choi, Andrei Zoulkarneev
-
Patent number: 7955890Abstract: Embodiments of the present invention relate to methods for depositing an amorphous film that may be suitable for using in a NIP photodiode in display applications. In one embodiment, the method includes providing a substrate into a deposition chamber, supplying a gas mixture having a hydrogen gas to silane gas ratio by volume greater than 4 into the deposition chamber, maintaining a pressure of the gas mixture at greater than about 1 Torr in the deposition chamber, and forming an amorphous silicon film on the substrate in the presence of the gas mixture, wherein the amorphous silicon film is configured to be an intrinsic-type layer in a photodiode sensor.Type: GrantFiled: June 17, 2009Date of Patent: June 7, 2011Assignee: Applied Materials, Inc.Inventors: Soo Young Choi, Jriyan Jerry Chen, Tae Kyung Won, Dong-Kil Yim
-
Publication number: 20110129983Abstract: The present invention relates to method for fabricating a dual-orientation group-IV semiconductor substrate and comprises in addition to performing a masked amorphization on a DSB-like substrate only in first lateral regions of the surface layer, and a solid-phase epitaxial regrowth of the surface layer in only the first lateral regions so as to establish their (100)-orientation. Subsequently, a cover layer on the surface layer is fabricated, followed by fabricating isolation regions, which laterally separate (1 1?)-oriented first lateral regions and (100)-oriented second lateral regions from each other. Then the cover layer is removed in a selective manner with respect to the isolation regions so as to uncover the surface layer in the first and second lateral regions and a refilling of the first and second lateral regions between the isolation regions is performed using epitaxy.Type: ApplicationFiled: January 20, 2009Publication date: June 2, 2011Applicants: NXP B.V., ST MICROELECTRONICS SASInventors: Gregory F. Bidal, Fabrice A. Payet, Nicolas Loubet
-
Patent number: 7948040Abstract: A semiconductor device includes a semiconductor layer overlapping with a gate electrode and having an impurity region outside a region which overlaps with the gate electrode; a first conductive layer which is provided on a side provided with the gate electrode of the semiconductor layer and partially in contact with the impurity region; an insulating layer provided over the gate electrode and the first conductive layer; and a second conductive layer which is formed in the insulating layer and in contact with the first conductive layer through an opening at least part of which overlaps with the first conductive layer.Type: GrantFiled: February 15, 2008Date of Patent: May 24, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Kengo Akimoto
-
Patent number: 7943451Abstract: Optimizing carrier mobilities in MOS transistors in CMOS ICs requires forming (100)-oriented silicon regions for NMOS and (110) regions for PMOS. Boundary regions between (100) and (110) regions must be sufficiently narrow to support high gate densities and SRAM cells appropriate for the technology node. This invention provides a method of forming an integrated circuit (IC) substrate containing regions with two different silicon crystal lattice orientations. Starting with a (110) direct silicon bonded (DSB) layer on a (100) substrate, regions in the DSB layer are amorphized and recrystallized on a (100) orientation by solid phase epitaxy (SPE). Lateral templating by the DSB layer is reduced by amorphization of the upper portion of the (110) regions through a partially absorbing amorphization hard mask. Boundary morphology is less than 40 nanometers wide. An integrated circuit formed with the inventive method is also disclosed.Type: GrantFiled: December 24, 2008Date of Patent: May 17, 2011Assignee: Texas Instruments IncorporatedInventors: Angelo Pinto, Frank S. Johnson
-
Publication number: 20110108843Abstract: Collections of laterally crystallized semiconductor islands for use in thin film transistors and systems and methods for making same are described. A display device includes a plurality of thin film transistors (TFTs) on a substrate, such that the TFTs are spaced apart from each other and each include a channel region that has a crystalline microstructure and a direction along which a channel current flows. The channel region of each of the TFTs contains a crystallographic grain that spans the length of that channel region along its channel direction. Each crystallographic grain in the channel region of each of the TFTs is physically disconnected from and crystallographically uncorrelated with each crystallographic grain in the channel region of each adjacent TFT.Type: ApplicationFiled: September 22, 2008Publication date: May 12, 2011Applicant: THE TRUSTEES OF COLUMBIA UNIVERSITY IN THE CITY OF NEW YORKInventors: James S. Im, Ui-Jin Chung