With Pn Junction Or Heterojunction Gate (epo) Patents (Class 257/E21.445)
-
Patent number: 11783109Abstract: A method of forming an IC device includes creating a recess by removing at least a portion of a channel of a first transistor and a portion of a gate electrode, the gate electrode being common to the first transistor and an underlying second transistor. The method includes filling the recess with a dielectric material to form an isolation layer, and constructing a slot via overlying the isolation layer.Type: GrantFiled: August 5, 2021Date of Patent: October 10, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Wei Peng, Guo-Huei Wu, Wei-Cheng Lin, Hui-Zhong Zhuang, Jiann-Tyng Tzeng
-
Patent number: 9583622Abstract: The present invention discloses a semiconductor structure and a method for manufacturing the same, which comprises providing a substrate, and forming a stress layer, a buried oxide layer, and an SOI layer on the substrate; forming a doped region of the stress layer arranged in a specific position in the stress layer; forming an oxide layer and a nitride layer on the SOI layer, and forming a first trench that etches the nitride layer, the oxide layer, the SOI layer, and the buried oxide layer, and stops on the upper surface of the stress layer, and exposes at least part of the doped region of the stress layer; forming a cavity by wet etching through the first trench to remove the doped region of the stress layer; forming a polycrystalline silicon region of the stress layer and a second trench by filling the cavity with polycrystalline silicon and etching back; forming an isolation region by filling the second trench.Type: GrantFiled: July 6, 2012Date of Patent: February 28, 2017Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huilong Zhu, Zhijiong Luo, Haizhou Yin, Qingqing Liang
-
Patent number: 8927357Abstract: Junction field-effect transistors, methods for fabricating junction field-effect transistors, and design structures for a junction field-effect transistor. A source and a drain of the junction field-effect transistor are comprised of a semiconductor material grown by selective epitaxy and in direct contact with a top surface of a semiconductor layer. A gate is formed that is aligned with a channel laterally disposed in the semiconductor layer between the source and the drain. The source, the drain, and the semiconductor layer are each comprised of a second semiconductor material having an opposite conductivity type from a first semiconductor material comprising the gate.Type: GrantFiled: November 11, 2011Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Kevin K. Chan, John J. Ellis-Monaghan, David L. Harame, Qizhi Liu, John J. Pekarik
-
Patent number: 8877575Abstract: The disclosure relates to a complementary junction field effect transistor (c-JFET) and its gate-last fabrication method. The method of fabricating a semiconductor device includes: forming a dummy gate on a first conductivity type wafer, forming sidewall spacers on opposite sides of the dummy gate, forming a source and a drain regions on the opposite sides of the dummy gate, removing the dummy gate, forming a first semiconductor region of a second conductivity type in an opening exposed through the removing the dummy gate, and forming a gate electrode in the opening.Type: GrantFiled: September 25, 2012Date of Patent: November 4, 2014Assignees: Semiconductor Manufacturing International (Beijing) Corporation, Semiconductor Manufacturing International (Shanghai) CorporationInventor: Mieno Fumitake
-
Patent number: 8816408Abstract: A compound semiconductor device includes a compound semiconductor laminated structure; a source electrode, a drain electrode, and a gate electrode formed over the compound semiconductor laminated structure; a first protective film formed over the compound semiconductor laminated structure between the source electrode and the gate electrode and including silicon; and a second protective film formed over the compound semiconductor laminated structure between the drain electrode and the gate electrode and including more silicon than the first protective film.Type: GrantFiled: March 10, 2010Date of Patent: August 26, 2014Assignee: Fujitsu LimitedInventors: Kozo Makiyama, Toshihide Kikkawa
-
Patent number: 8710549Abstract: A SOI MOS device for eliminating floating body effects and self-heating effects are disclosed. The device includes a connective layer coupling the active gate channel to the Si substrate. The connective layer provides electrical and thermal passages during device operation, which could eliminate floating body effects and self-heating effects. An example of a MOS device having a SiGe connector between a Si active channel and a Si substrate is disclosed in detail and a manufacturing process is provided.Type: GrantFiled: September 7, 2010Date of Patent: April 29, 2014Assignee: Shanghai Institute of Microsystem and Information Technology, Chinese Academy of ScienceInventors: Xiaolu Huang, Jing Chen, Xi Wang, Deyuan Xiao
-
Publication number: 20140103434Abstract: Structure and methods for a semiconductor transistor design. The transistor structure comprises a field effect transistor having a multi-finger gate and three or more diffusion regions. Each diffusion region is identified as either a source region or a drain region, and each diffusion region is further identified as either an inner diffusion region or an outer diffusion region. Electrical contacts are established in the inner diffusion regions and the outer diffusion regions. There are approximately twice as many contacts in an inner source region as in the outer source region. There are approximately twice as many contacts in an inner drain region as in the outer drain region. The number and locations of contacts in each diffusion region are adjusted to reduce the difference among source node voltages of all fingers and the difference among drain node voltages of all fingers.Type: ApplicationFiled: October 11, 2012Publication date: April 17, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Ning Lu
-
Publication number: 20140097478Abstract: Representative implementations of devices and techniques provide a reduced charge transistor arrangement. The capacitance and/or charge of a transistor structure may be reduced by minimizing an overlap of a top gate with respect to a drain of the transistor.Type: ApplicationFiled: October 6, 2012Publication date: April 10, 2014Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Ralf SIEMIENIEC, Cedric OUVRARD
-
Publication number: 20140070281Abstract: A high voltage junction field effect transistor and a manufacturing method thereof are provided. The high voltage junction field effect transistor includes a base, a drain, a source and a P type top layer. The drain and the source are disposed above the base. A channel is formed between the source and the drain. The P type top layer is disposed above the channel.Type: ApplicationFiled: September 10, 2012Publication date: March 13, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Li-Fan Chen, Wing-Chor Chan, Jeng Gong
-
Publication number: 20140062524Abstract: A junction field-effect transistor (JFET) includes a substrate having a first-type semiconductor surface including a topside surface, and a top gate of a second-type formed in the semiconductor surface. A first-type drain and a first-type source are formed on opposing sides of the top gate. A first deep trench isolation region has an inner first trench wall and an outer first trench wall surrounding the top gate, the drain and the source, and extends vertically to a deep trench depth from the topside surface. A second-type sinker formed in semiconductor surface extends laterally outside the outer first trench wall. The sinker extends vertically from the topside surface to a second-type deep portion which is both below the deep trench depth and laterally inside the inner first trench wall to provide a bottom gate.Type: ApplicationFiled: August 29, 2012Publication date: March 6, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: BINGHUA HU, PINGHAI HAO, SAMEER PENDHARKAR
-
Patent number: 8587024Abstract: Methods of making semiconductor devices such as vertical junction field effect transistors (VJFETs) or bipolar junction transistors (BJTs) are described. The methods do not require ion implantation. The VJFET device has an epitaxially regrown n-type channel layer and an epitaxially regrown p-type gate layer as well as an epitaxially grown buried gate layer. Devices made by the methods are also described.Type: GrantFiled: September 13, 2012Date of Patent: November 19, 2013Assignee: Power Integrations, Inc.Inventor: Lin Cheng
-
Publication number: 20130265102Abstract: A semiconductor structure and method for manufacturing the same are provided. The semiconductor structure includes a substrate having a first conductive type; a deep well having a second conductive type formed in the substrate and extending down from a surface of the substrate; a first well having the first conductive type formed in the deep well and extending down from the surface of the substrate; and a second well having the second conductive type formed in the deep well and extending down from the surface of the substrate, and the second well adjacent to the first well. The first well includes a block region and plural finger regions joined to one side of the block region, while the second well includes plural channel regions interlaced with the finger regions to separate the finger regions.Type: ApplicationFiled: April 9, 2012Publication date: October 10, 2013Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chen-Yuan Lin, Cheng-Chi Lin, Ching-Lin Chan, Shih-Chin Lien, Shyi-Yuan Wu
-
Patent number: 8519452Abstract: A semiconductor device with a JFET is disclosed. The semiconductor device includes a trench and a contact embedded layer formed in the trench. A gate wire is connected to the contact embedded layer, so that the gate wire is connected to an embedded gate layer via the contact embedded layer. In this configuration, it is possible to downsize a contact structure between the embedded gate layer and the gate wire.Type: GrantFiled: September 29, 2011Date of Patent: August 27, 2013Assignee: DENSO CORPORATIONInventor: Rajesh Kumar Malhan
-
Patent number: 8502282Abstract: Wide bandgap semiconductor devices including normally-off VJFET integrated power switches are described. The power switches can be implemented monolithically or hybridly, and may be integrated with a control circuit built in a single- or multi-chip wide bandgap power semiconductor module. The devices can be used in high-power, temperature-tolerant and radiation-resistant electronics components. Methods of making the devices are also described.Type: GrantFiled: August 11, 2011Date of Patent: August 6, 2013Assignee: Power Integrations, Inc.Inventors: Igor Sankin, Joseph Neil Merrett
-
Patent number: 8492215Abstract: An embodiment is a method for forming a static random access memory (SRAM) cell. The method comprises forming transistors on a semiconductor substrate and forming a first linear intra-cell connection and a second linear intra-cell connection. Longitudinal axes of the active areas of the transistors are parallel. A first pull-down transistor and a first pull-up transistor share a first common gate structure, and a second pull-down transistor and a second pull-up transistor share a second common gate structure. The first linear intra-cell connection electrically couples active areas of the first pull-down transistor and the first pull-up transistor to the second common gate structure. The second linear intra-cell connection electrically couples active areas of the second pull-down transistor and the second pull-up transistor to the first common gate structure.Type: GrantFiled: July 14, 2011Date of Patent: July 23, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Lie-Yong Yang, Feng-Ming Chang, Chang-Ta Yang, Ping-Wei Wang
-
Publication number: 20130168741Abstract: The disclosure relates to a complementary junction field effect transistor (c-JFET) and its gate-last fabrication method. The method of fabricating a semiconductor device includes: forming a dummy gate on a first conductivity type wafer, forming sidewall spacers on opposite sides of the dummy gate, forming a source and a drain regions on the opposite sides of the dummy gate, removing the dummy gate, forming a first semiconductor region of a second conductivity type in an opening exposed through the removing the dummy gate, and forming a gate electrode in the opening.Type: ApplicationFiled: September 25, 2012Publication date: July 4, 2013Applicants: SEMICONDUCTOR MANUFACTURING INTERNATIONAL CORPORATION (Beijing), Semiconductor Manufacturing International Corporation (Shanghai)Inventors: Semiconductor Manufacturing International (Shanghai), SEMICONDUCTOR MANUFACTURING INTERNATIONAL CORPORATION (Beijing)
-
Publication number: 20130140583Abstract: First, third, and fourth regions have a first conductivity type, and a second region has a second conductivity type. The second region is provided with a plurality of through holes exposing the first region. The third region includes a contact portion, a connecting portion, and a filling portion. The contact portion is in contact with a first portion of the second region. The connecting portion extends from the contact portion to each of the plurality of through holes in the second region. The filling portion fills each of the plurality of through holes in the second region. The fourth region, is provided on the first portion of the second region.Type: ApplicationFiled: November 2, 2012Publication date: June 6, 2013Applicant: Sumitomo Electric Industries, Ltd.Inventor: Sumitomo Electric Industries, Ltd.
-
Publication number: 20130119442Abstract: Junction field-effect transistors, methods for fabricating junction field-effect transistors, and design structures for a junction field-effect transistor. A source and a drain of the junction field-effect transistor are comprised of a semiconductor material grown by selective epitaxy and in direct contact with a top surface of a semiconductor layer. A gate is formed that is aligned with a channel laterally disposed in the semiconductor layer between the source and the drain. The source, the drain, and the semiconductor layer are each comprised of a second semiconductor material having an opposite conductivity type from a first semiconductor material comprising the gate.Type: ApplicationFiled: November 11, 2011Publication date: May 16, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kevin K. Chan, John J. Ellis-Monaghan, David L. Harame, Qizhi Liu, John J. Pekarik
-
Publication number: 20130099324Abstract: A low leakage current switch device (110) is provided which includes a GaN-on-Si substrate (11, 13) with one or more device mesas (41) in which isolation regions (92, 93) are formed using an implant mask (81) to implant ions (91) into an upper portion of the mesa sidewalls and the peripheral region around each elevated surface of the mesa structures exposed by the implant mask, thereby preventing the subsequently formed gate electrode (111) from contacting the peripheral edge and sidewalls of the mesa structures.Type: ApplicationFiled: October 19, 2011Publication date: April 25, 2013Inventors: Jenn Hwa Huang, Weixiao Huang
-
Patent number: 8421127Abstract: A semiconductor device and a method for fabricating the same are described. The semiconductor device includes a well of a first conductive type, first doped regions of a second conductive type, gates of the second conductive type, second doped regions of the first conductive type, and isolation structures. The well is disposed in a substrate. The first doped regions are disposed in the well. The first doped regions are arranged in parallel and extend along a first direction. The gates are disposed on the substrate. The gates are arranged in parallel and extend along a second direction different from the first direction. One of the first doped regions is electrically connected to one of the gates. Each of the second doped regions is disposed in the first doped regions between two adjacent gates. Each of the isolation structures is disposed in the substrate between two adjacent first doped regions.Type: GrantFiled: July 15, 2011Date of Patent: April 16, 2013Assignee: Windbond Electronics Corp.Inventor: Wen-Yueh Jang
-
Publication number: 20130015508Abstract: A semiconductor device and a method for fabricating the same are described. The semiconductor device includes a well of a first conductive type, first doped regions of a second conductive type, gates of the second conductive type, second doped regions of the first conductive type, and isolation structures. The well is disposed in a substrate. The first doped regions are disposed in the well. The first doped regions are arranged in parallel and extend along a first direction. The gates are disposed on the substrate. The gates are arranged in parallel and extend along a second direction different from the first direction. One of the first doped regions is electrically connected to one of the gates. Each of the second doped regions is disposed in the first doped regions between two adjacent gates. Each of the isolation structures is disposed in the substrate between two adjacent first doped regions.Type: ApplicationFiled: July 15, 2011Publication date: January 17, 2013Applicant: WINBOND ELECTRONICS CORP.Inventor: Wen-Yueh Jang
-
Publication number: 20130001654Abstract: A semiconductor device with reduced defect density is fabricated by forming localized metal silicides instead of full area silicidation. Embodiments include forming a transistor having a gate electrode and source/drain regions on a substrate, forming a masking layer with openings exposing portions of both the gate electrode and source/drain regions over the substrate, depositing metal in the openings on the exposed portions, forming silicides in the openings, and removing unreacted metal and the masking layer.Type: ApplicationFiled: July 1, 2011Publication date: January 3, 2013Applicant: GLOBALFOUNDRIES Inc.Inventor: Dmytro Chumakov
-
Patent number: 8338255Abstract: Methods of making semiconductor devices such as vertical junction field effect transistors (VJFETs) or bipolar junction transistors (BJTs) are described. The methods do not require ion implantation. The VJFET device has an epitaxially regrown n-type channel layer and an epitaxially regrown p-type gate layer as well as an epitaxially grown buried gate layer. Devices made by the methods are also described.Type: GrantFiled: June 18, 2010Date of Patent: December 25, 2012Assignee: SS SC IP, LLCInventor: Lin Cheng
-
Publication number: 20120319178Abstract: A stacked planar device and method for forming the same is shown that includes forming, on a substrate, a stack of layers having alternating sacrificial and channel layers, patterning the stack such that sides of the stack include exposed surfaces of the sacrificial and channel layers, forming a dummy gate structure over a region of the stack to establish a planar area, forming a dielectric layer around the dummy gate structure to cover areas adjacent to the planar area, removing the dummy gate structure to expose the stack, selectively etching the stack to remove the sacrificial layers from the channel layers in the planar area, and forming a gate conductor over and in between the channel layers to form a transistor device.Type: ApplicationFiled: June 15, 2011Publication date: December 20, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Josephine B. Chang, Leland Chang, Chung-Hsun Lin, Jeffrey W. Sleight
-
Publication number: 20120309142Abstract: Junction field effect transistors (JFETs) are shown to be a viable replacement for metal oxide semiconductor field effect transistors (MOSFETs) for gate lengths of less than about 40 nm, providing an alternative to the gate leakage problems presented by scaled down MOSFETs. Integrated circuit designs can have complementary JFET (CJFET) logic cells substituted for existing MOSFET-based logic cells to produce revised integrated circuit designs. Integrated circuits can include JFETS where the channel comprises a wide bandgap semiconductor material and the gate comprises a narrow bandgap semiconductor material. Mixtures of JFET and MOSFET transistors can be included on an integrated circuit design.Type: ApplicationFiled: July 27, 2012Publication date: December 6, 2012Applicant: The University of Utah Research FoundationInventors: Mark S. Miller, Justin B. Jackson, Divesh Kapoor, Justin Millis
-
Publication number: 20120244668Abstract: The present technology is directed generally to processes of forming semiconductor devices (e.g., JFET devices). The semiconductor device comprises a gate region, a source region, a drain region and a channel region having a channel size. The channel size is controlled by adjusting a layout width of the gate region.Type: ApplicationFiled: March 25, 2011Publication date: September 27, 2012Inventor: Jeesung Jung
-
Patent number: 8247286Abstract: One embodiment of inventive concepts exemplarily described herein may be generally characterized as a semiconductor device including an isolation region within a substrate. The isolation region may define an active region. The active region may include an edge portion that is adjacent to an interface of the isolation region and the active region and a center region that is surrounded by the edge portion. The semiconductor device may further include a gate electrode on the active region and the isolation region. The gate electrode may include a center gate portion overlapping a center portion of the active region, an edge gate portion overlapping the edge portion of the active region, and a first impurity region of a first conductivity type within the center gate portion and outside the edge portion. The semiconductor device may further include a gate insulating layer disposed between the active region and the gate electrode.Type: GrantFiled: February 25, 2010Date of Patent: August 21, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Ryul Chang
-
Publication number: 20120205670Abstract: A semiconductor device 100 includes: a first silicon carbide layer 120 arranged on the principal surface of a semiconductor substrate 101; a first impurity region 103 of a first conductivity type arranged in the first silicon carbide layer; a body region 104 of a second conductivity type; a contact region 131 of the second conductivity type which is arranged at a position in the body region that is deeper than the first impurity region 103 and which contains an impurity of the second conductivity type at a higher concentration than the body region; a drift region 102 of the first conductivity type; and a first ohmic electrode 122 in ohmic contact with the first impurity region 103 and the contact region 131, wherein: a contact trench 121, which penetrates through the first impurity region 103, is provided in the first silicon carbide layer 120; and the first ohmic electrode 122 is arranged in the contact trench 121 and is in contact with the contact region 131 on at least a portion of a side wall lower portioType: ApplicationFiled: October 19, 2010Publication date: August 16, 2012Applicant: PANASONIC CORPORATIONInventors: Chiaki Kudou, Kenya Yamashita, Masahiko Niwayama
-
Publication number: 20120187458Abstract: A high voltage JFET has a deep well of a first type of conductivity made in a semiconductor substrate, a further well of an opposite second type of conductivity arranged in the deep well, a shallow well of a first type of conductivity arranged in the further well, a first contact region for source and a second contact region for drain arranged in the further well, a third contact region for gate arranged between the first contact region and the second contact region in the shallow well, a first distance between the first contact region and the third contact region being smaller than a second distance between the second contact region and the third contact region, and an electrical connection between the first contact region and the second contact region via at least one channel region present between the deep well and the shallow well in the further well.Type: ApplicationFiled: January 26, 2012Publication date: July 26, 2012Applicant: austriamicrosystems AGInventors: Martin Knaipp, Georg Roehrer
-
Patent number: 8227853Abstract: A semiconductor integrated circuit device includes a semiconductor substrate; a dummy pattern extending in one direction on the semiconductor substrate; a junction region electrically connecting the dummy pattern to the semiconductor substrate; and a voltage applying unit that is configured to apply a bias voltage to the dummy pattern.Type: GrantFiled: October 27, 2010Date of Patent: July 24, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Bong-Hyun Lee, Jung-Yun Choi
-
Publication number: 20120178226Abstract: A semiconductor device includes a substrate, a compound semiconductor layer formed over the substrate, and a protective insulating film composed of silicon nitride, which is formed over a surface of the compound semiconductor layer and whose film density in an intermediate portion is lower than that in a lower portion.Type: ApplicationFiled: March 21, 2012Publication date: July 12, 2012Applicant: FUJITSU LIMITEDInventor: Kozo MAKIYAMA
-
Publication number: 20120161208Abstract: A semiconductor device with minimized current flow differences and method of fabricating same are disclosed. The method includes forming a semiconductor stack including a plurality of layers that include a first layer having a first conductivity type and a second layer having a first conductivity type, in which the second layer is on top of the first layer, forming a plurality of mesas in the semiconductor layer stack, and forming a plurality of gates in the semiconductor layer stack having a second conductivity type and situated partially at a periphery of the mesas, in which the plurality of gates are formed to minimize current flow differences between a current flowing from the first layer to the plurality of mesas at a first applied gate bias and a current flowing from the first layer to the plurality of mesas at a second applied gate bias when voltage is applied to the semiconductor device.Type: ApplicationFiled: December 28, 2010Publication date: June 28, 2012Applicant: Northrop Grumman Systems CorporationInventor: John V. Veliadis
-
Publication number: 20120139013Abstract: A static induction transistor comprising: a region of semiconductor material having a first conductivity type; at least two spaced-apart gate regions formed in the region of semiconductor material, the gate regions having a second conductivity type that is opposite to the first conductivity type; at least one source region having the first conductivity type formed in the region of semiconductor material between the spaced-apart gate regions; a drain region having the first conductivity type formed in the region of semiconductor and spaced-apart from the source region to define a channel region therebetween; and a dielectric carrier separation layer formed at the periphery of the gate regions.Type: ApplicationFiled: December 3, 2010Publication date: June 7, 2012Inventors: Sandeep Bahl, Constantin Bulucea
-
Publication number: 20120104467Abstract: According to one embodiment, a self-aligned trench structure junction gate field-effect transistor (JFET) includes a silicon substrate, two or more trenches having a P-type polysilicon gate region near a bottom portion of the trench and an interlayer dielectric layer (ILDL) above the P-type polysilicon gate region, a channel region separating each trench including epitaxial silicon, an N+ source region above the channel region extending between a top of each trench, and a source metal above the N+ source region. In another embodiment, a self-aligned trench structure JFET includes a silicon substrate, two or more trenches having an N-type polysilicon gate region near a bottom portion of the trench and an ILDL above the N-type polysilicon gate region, a channel region separating each trench including epitaxial silicon, a P+ source region above the channel region extending between a top of each trench, and a source metal above the P+ source region.Type: ApplicationFiled: October 29, 2010Publication date: May 3, 2012Applicant: Monolithic Power Systems, Inc.Inventors: Tiesheng Li, Ognjen Milic, Lei Zhang
-
Publication number: 20120091514Abstract: A semiconductor junction diode device structure and a method for manufacturing the same are provided, where a gate of the diode device structure is directly formed on the substrate, a P-N junction is formed in the semiconductor substrate, a first contact is formed on the gate, and a second contact is formed on the doped region at both sides of the gate, the first contact and the second contact acting as cathode/anode of the diode device, respectively. The diode device of this structure occupies a small area, and its forming process may be integrated in a gate-last integration process of MOSFET devices, which needs no additional mask and costs and has a high integration level.Type: ApplicationFiled: February 27, 2011Publication date: April 19, 2012Inventors: Qingqing Liang, Huicai Zhong, Huilong Zhu
-
Publication number: 20120080728Abstract: A semiconductor device with a JFET is disclosed. The semiconductor device includes a trench and a contact embedded layer formed in the trench. A gate wire is connected to the contact embedded layer, so that the gate wire is connected to an embedded gate layer via the contact embedded layer. In this configuration, it is possible to downsize a contact structure between the embedded gate layer and the gate wire.Type: ApplicationFiled: September 29, 2011Publication date: April 5, 2012Applicant: DENSO CORPORATIONInventor: Rajesh Kumar MALHAN
-
Patent number: 8124470Abstract: A method of forming a strained, semiconductor-on-insulator substrate includes forming a second semiconductor layer on a first semiconductor substrate. The second semiconductor is lattice matched to the first semiconductor substrate such that the second semiconductor layer is subjected to a first directional stress. An active device semiconductor layer is formed over the second semiconductor layer such that the active device semiconductor layer is initially in a relaxed state. One or more trench isolation structures are formed through the active device layer and through the second semiconductor layer so as to relax the second semiconductor layer below the active device layer and impart a second directional stress on the active device layer opposite the first directional stress.Type: GrantFiled: September 29, 2010Date of Patent: February 28, 2012Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Kangguo Cheng, Bruce B. Doris, Ali Khakifirooz, Pranita Kulkarni
-
Publication number: 20120025170Abstract: A semiconductor device comprises an active layer above a first confinement layer. The active layer comprises a layer of ?-Sn less than 20 nm thick. The first confinement layer is formed of material with a wider band gap than ?-Sn, wherein the band gap offset between ?-Sn and this material allows confinement of charge carriers in the active layer so that the active layer acts as a quantum well. A similar second confinement layer may be formed over the active layer. This semiconductor device may be a p-FET. A method of fabricating such a semiconductor device is described.Type: ApplicationFiled: April 12, 2010Publication date: February 2, 2012Applicant: QINETIQ LIMITEDInventor: David John Wallis
-
Publication number: 20120025267Abstract: A SOI MOS device for eliminating floating body effects and self-heating effects are disclosed. The device includes a connective layer coupling the active gate channel to the Si substrate. The connective layer provides electrical and thermal passages during device operation, which could eliminate floating body effects and self-heating effects. An example of a MOS device having a SiGe connector between a Si active channel and a Si substrate is disclosed in detail and a manufacturing process is provided.Type: ApplicationFiled: September 7, 2010Publication date: February 2, 2012Applicant: Shanghai Institute Of Microsystem And Information Technology, Chinese AcademyInventors: Xiaolu Huang, Jing Chen, Xi Wang, Deyuan Xiao
-
Publication number: 20110269275Abstract: An embodiment is a method for forming a static random access memory (SRAM) cell. The method comprises forming transistors on a semiconductor substrate and forming a first linear intra-cell connection and a second linear intra-cell connection. Longitudinal axes of the active areas of the transistors are parallel. A first pull-down transistor and a first pull-up transistor share a first common gate structure, and a second pull-down transistor and a second pull-up transistor share a second common gate structure. The first linear intra-cell connection electrically couples active areas of the first pull-down transistor and the first pull-up transistor to the second common gate structure. The second linear intra-cell connection electrically couples active areas of the second pull-down transistor and the second pull-up transistor to the first common gate structure.Type: ApplicationFiled: July 14, 2011Publication date: November 3, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Lie-Yong Yang, Feng-Ming Chang, Chang-Ta Yang, Ping-Wei Wang
-
Publication number: 20110254059Abstract: A plurality of gate structures are formed on a substrate. Each of the gate structures includes a first gate electrode and source and drain regions. The first gate electrode is removed from each of the gate structures. A first photoresist is applied to block gate structures having source regions in a source-down direction. A first halo implantation is performed in gate structures having source regions in a source-up direction at a first angle. The first photoresist is removed. A second photoresist is applied to block gate structures having source regions in a source-up direction. A second halo implantation is performed in gate structures having source regions in a source-down direction at a second angle. The second photoresist is removed. Replacement gate electrodes are formed in each of the gate structures.Type: ApplicationFiled: June 23, 2011Publication date: October 20, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hasan M. Nayfeh, Andres Bryant, Arvind Kumar, Nivo Rovedo, Robert R. Robison
-
Patent number: 8017981Abstract: Wide bandgap semiconductor devices including normally-off VJFET integrated power switches are described. The power switches can be implemented monolithically or hybridly, and may be integrated with a control circuit built in a single- or multi-chip wide bandgap power semiconductor module. The devices can be used in high-power, temperature-tolerant and radiation-resistant electronics components. Methods of making the devices are also described.Type: GrantFiled: June 29, 2010Date of Patent: September 13, 2011Assignee: SemiSouth Laboratories, Inc.Inventors: Igor Sankin, Joseph Neil Merrett
-
Publication number: 20110207270Abstract: A semiconductor device includes a substrate, a compound semiconductor layer formed over the substrate, and a protective insulating film composed of silicon nitride, which is formed over a surface of the compound semiconductor layer and whose film density in an intermediate portion is lower than that in a lower portion.Type: ApplicationFiled: May 3, 2011Publication date: August 25, 2011Applicant: Fujitsu LimitedInventor: Kozo MAKIYAMA
-
Publication number: 20110156053Abstract: A semiconductor device includes: a substrate; and depletion and enhancement mode JFETs. The depletion mode JFET includes: a concavity on the substrate; a channel layer in the concavity; a first gate region on the channel layer; first source and drain regions on respective sides of the first gate region in the channel layer; first gate, source and drain electrodes. The enhancement mode JFET includes: a convexity on the substrate; the channel layer on the convexity; a second gate region on the channel layer; second source and drain regions on respective sides of the second gate region in the channel layer; second gate, source and drain electrodes. A thickness of the channel layer in the concavity is larger than a thickness of the channel layer on the convexity.Type: ApplicationFiled: December 21, 2010Publication date: June 30, 2011Applicant: DENSO CORPORATIONInventors: Rajesh Kumar Malhan, Naohiro Sugiyama
-
Publication number: 20110156052Abstract: A semiconductor device having a JFET includes: a substrate made of semi-insulating semiconductor material; a gate region in a surface portion of the substrate; a channel region disposed on and contacting the gate region; a source region and a drain region disposed on both sides of the gate region so as to sandwich the channel region, respectively; a source electrode electrically coupled with the source region; a drain electrode electrically coupled with the drain region; and a gate electrode electrically coupled with the gate region. An impurity concentration of each of the source region and the drain region is higher than an impurity concentration of the channel region.Type: ApplicationFiled: December 16, 2010Publication date: June 30, 2011Applicant: DENSO CORPORATIONInventors: Rajesh Kumar Malhan, Yuuichi Takeuchi, Naohiro Sugiyama
-
Publication number: 20110143505Abstract: Provided is a method for fabricating a field effect transistor. In the method, an active layer and a capping layer are formed on a substrate. A source electrode and a drain electrode is formed on the capping layer. A dielectric interlayer is formed on the substrate, and resist layers having first and second openings with asymmetrical depths are formed on the dielectric interlayer between the source electrode and the drain electrode. The first opening exposes the dielectric interlayer, and the second opening exposes the lowermost of the resist layers. The dielectric interlayer in the bottom of the first opening and the lowermost resist layer under the second opening are simultaneously removed to expose the capping layer to the first opening and expose the dielectric interlayer to the second opening. The capping layer of the first opening is removed to expose the active layer.Type: ApplicationFiled: May 4, 2010Publication date: June 16, 2011Applicant: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Hokyun AHN, Jong-Won Lim, Hyung Sup Yoon, Woojin Chang, Hae Cheon Kim, Eun Soo Nam
-
Publication number: 20110133211Abstract: A wide band gap semiconductor device having a JFET, a MESFET, or a MOSFET mainly includes a semiconductor substrate, a first conductivity type semiconductor layer, and a first conductivity type channel layer. The semiconductor layer is formed on a main surface of the substrate. A recess is formed in the semiconductor layer in such a manner that the semiconductor layer is divided into a source region and a drain region. The recess has a bottom defined by the main surface of the substrate and a side wall defined by the semiconductor layer. The channel layer has an impurity concentration lower than an impurity concentration of the semiconductor layer. The channel layer is formed on the bottom and the side wall of the recess by epitaxial growth.Type: ApplicationFiled: November 30, 2010Publication date: June 9, 2011Applicant: DENSO CORPORATIONInventors: Rajesh Kumar MALHAN, Naohiro Sugiyama, Yuuichi Takeuchi
-
Publication number: 20110084318Abstract: A junction field effect transistor semiconductor device and method can include a top gate interposed between a source region and a drain region, and which can extend across an entire surface of the channel region from the source region to the drain region. Top gate doping can be configured such that the top gate can remain depleted throughout operation of the device. An embodiment of a device so configured can be used in precision, high-voltage applications.Type: ApplicationFiled: March 18, 2010Publication date: April 14, 2011Inventor: Aaron Gibby
-
Publication number: 20110079825Abstract: A cascoded junction field transistor (JFET) device comprises a first stage high voltage JFET cascoded to a second stage low voltage JFET wherein one of the first and second stages JFET is connected to a drain electrode of another JFET stage.Type: ApplicationFiled: December 2, 2010Publication date: April 7, 2011Inventor: Hideaki Tsuchiko
-
Patent number: 7915107Abstract: This invention describes a method of building complementary logic circuits using junction field effect transistors in silicon. This invention is ideally suited for deep submicron dimensions, preferably below 65 nm. The basis of this invention is a complementary Junction Field Effect Transistor which is operated in the enhancement mode. The speed-power performance of the JFETs becomes comparable with the CMOS devices at sub-70 nanometer dimensions. However, the maximum power supply voltage for the JFETs is still limited to below the built-in potential (a diode drop). To satisfy certain applications which require interface to an external circuit driven to higher voltage levels, this invention includes the structures and methods to build CMOS devices on the same substrate as the JFET devices.Type: GrantFiled: June 26, 2009Date of Patent: March 29, 2011Assignee: SuVolta, Inc.Inventor: Ashok K. Kapoor