With Particular Manufacturing Method Of Source Or Drain, E.g., Specific S Or D Implants Or Silicided S Or D Structures Or Raised S Or D Structures (epo) Patents (Class 257/E21.619)
-
Patent number: 7598147Abstract: A method of forming crystalline Si:C in source and drain regions is provided. After formation of shallow trench isolation and gate electrodes of field effect transistors, gate spacers are formed on gate electrodes. Preamorphization implantation is performed in the source and drain regions, followed by carbon implantation. The upper portion of the source and drain regions comprises an amorphous mixture of silicon, germanium, and/or carbon. An anti-reflective layer is deposited to enhance the absorption of a laser beam into the silicon substrate. The laser beam is scanned over the silicon substrate including the upper source and drain region with the amorphous mixture. The energy of the laser beam is controlled so that the temperature of the semiconductor substrate is above the melting temperature of the amorphous mixture but below the glass transition temperature of silicon oxide so that structural integrity of the semiconductor structure is preserved.Type: GrantFiled: September 24, 2007Date of Patent: October 6, 2009Assignee: International Business Machines CorporationInventors: Yaocheng Liu, Qiqing C. Ouyang, Kathryn T. Schonenberg, Chun-Yung Sung
-
Patent number: 7595247Abstract: Superior control of short-channel effects for an ultra-thin semiconductor-on-insulator field effect transistor (UTSOI-FET) is obtained by performing a halo implantation immediately after a gate reoxidation step. An offset is then formed and thereafter an extension implantation process is performed. This sequence of processing steps ensures that the halo implant is laterally separated from the extension implant by the width of the offset spacer. This construction produces equivalent or far superior short channel performance compared to conventional UTSOI-FETs. Additionally, the above processing steps permit the use of lower halo doses as compared to conventional processes.Type: GrantFiled: May 25, 2007Date of Patent: September 29, 2009Assignee: International Business Machines CorporationInventors: Omer H. Dokumaci, John M. Hergenrother, Shreesh Narasimha, Jeffrey W. Sleight
-
Patent number: 7585738Abstract: A method of forming a fully silicided semiconductor device with independent gate and source/drain doping and related device. At least some of the illustrative embodiments are methods comprising forming a gate stack over a substrate (the gate stack comprising a polysilicon layer and a blocking layer), and performing an ion implantation into an active region of the substrate adjacent to the gate stack (the blocking layer substantially blocks the ion implantation from the polysilicon layer).Type: GrantFiled: April 27, 2007Date of Patent: September 8, 2009Assignee: Texas Instruments IncorporatedInventors: Shaofeng Yu, Freidoon Mehrad, Jiong-Ping Lu
-
Patent number: 7585735Abstract: A method of forming a semiconductor device is provided in which a substrate (102) is provided which has a gate dielectric layer (106) disposed thereon, and a gate electrode (116) having first and second sidewalls is formed over the gate dielectric layer. First (146) and second (150) extension spacer structures are formed adjacent the first and second sidewalls, respectively.Type: GrantFiled: February 1, 2005Date of Patent: September 8, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Leo Mathew, Yang Du, Bich-Yen Nguyen, Voon-Yew Thean
-
Patent number: 7585739Abstract: An extension region is formed by ion implantation under masking by a gate electrode, and then a substance having a diffusion suppressive function over an impurity contained in a source-and-drain is implanted under masking by the gate electrode and a first sidewall spacer so as to form amorphous layers a semiconductor substrate within a surficial layer thereof and in alignment with the first sidewall spacer, to thereby form an amorphous diffusion suppressive region.Type: GrantFiled: November 21, 2007Date of Patent: September 8, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Takashi Saiki, Hiroyuki Ohta, Hiroyuki Kanata
-
Patent number: 7579248Abstract: A method for improving uniformity of stressors of MOS devices is provided. The method includes forming a gate dielectric over a semiconductor substrate, forming a gate electrode on the gate dielectric, forming a spacer on respective sidewalls of the gate electrode and the gate dielectric, forming a recess in the semiconductor adjacent the spacer, and depositing SiGe in the recess to form a SiGe stressor. The method further includes etching the SiGe stressor to improve the uniformity of SiGe stressors.Type: GrantFiled: February 13, 2006Date of Patent: August 25, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Lien Huang, Jim Huang, Ling-Yen Yeh, Hun-Jan Tao
-
Patent number: 7572705Abstract: A semiconductor device is disclosed having a conductive gate structure overlying a semiconductor layer having a major surface. An isolation material is recessed within a trench region below the major surface of the semiconductor layer. An epitaxial layer is formed overlying a portion of the major surface and on an active region forming a sidewall of the trench.Type: GrantFiled: September 21, 2005Date of Patent: August 11, 2009Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Scott D. Luning
-
Patent number: 7560379Abstract: In one aspect, the invention provides a method of fabricating a semiconductive device 200 that comprises forming a raised layer [510] adjacent a gate [340] and over a source/drain [415], depositing a silicidation layer [915] over the gate [340] and the raised layer [510], and moving at least a portion of the silicidation layer [915] into the source/drain [415] through the raised layer [510].Type: GrantFiled: February 7, 2006Date of Patent: July 14, 2009Assignee: Texas Instruments IncorporatedInventors: Puneet Kohli, Manfred B. Ramin
-
Patent number: 7556954Abstract: Disclosed are a MOS transistor having a low resistance ohmic contact characteristic and a manufacturing method thereof capable of improving a drive current of the MOS transistor. A gate oxide layer, a gate electrode, and a spacer are formed on a silicon substrate, and a silicon carbide layer is deposited thereon. A photolithography process is performed, and the silicon carbide layer is etched except for predetermined portions corresponding to source-drain regions and the gate electrode. Then, a metal layer is formed on the resulting structure after performing a source-drain ion implantation process. The metal layer is heated to form a salicide layer on the gate electrode and the source-drain diffusion regions. Then, the unreacted metal layer is removed, thereby forming the MOS transistor.Type: GrantFiled: September 25, 2006Date of Patent: July 7, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Hyuk Park
-
Patent number: 7553732Abstract: A method for constraining lateral growth of gate caps formed during an epitaxial silicon growth process to achieve raised source/drain regions on poly silicon is presented. The method is appropriate for integration into a manufacturing process for integrated circuit semiconductor devices. The method utilizes selective etch processes, dependant upon the material comprising the protective layer (hard mask) over the gate and the material of the spacers, e.g., oxide mask/nitride spacers, or nitride mask/oxide spacers.Type: GrantFiled: June 13, 2005Date of Patent: June 30, 2009Assignee: Advanced Micro Devices, Inc.Inventors: David E. Brown, Scott D. Luning
-
Patent number: 7537983Abstract: In various aspects, a MOSFET may include an active region of a first conductivity type provided on an insulating layer, the active region having a first portion and a second portion, the first portion being thicker than the second portion; a base region of the first conductivity type provided on the insulating layer, the base region having a higher impurity concentration than the first portion of the active region, the base region being in contact with the first portion of the active region and the insulating layer; a drain region of a second conductivity type provided on the insulating layer, the drain region being in contact with the second portion of the active region and the insulating layer, the drain region being spaced from the base region; a source region of the second conductivity type provided on a surface of the base region; a gate insulating layer provided on the source region, the base region, the active region and the drain region; and a gate electrode provided on the gate insulating layer.Type: GrantFiled: February 1, 2006Date of Patent: May 26, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Uchihara, Yasunori Usui, Akira Tanioka, Takuma Hara
-
Patent number: 7534690Abstract: Stacked gate structures for a NAND string are created on a substrate. Source implantations are performed at a first implantation angle to areas between the stacked gate structures. Drain implantations are performed at a second implantation angle to areas between the stacked gate structures. The drain implantations create lower doped regions of a first conductivity type in the substrate on drain sides of the stacked gate structures. The source implantations create higher doped regions of the first conductivity type in the substrate on source sides of the stacked gate structures.Type: GrantFiled: August 31, 2006Date of Patent: May 19, 2009Assignee: SanDisk CorporationInventors: Gerrit Jan Hemink, Shinji Sato
-
Patent number: 7528067Abstract: A metal oxide semiconductor field effect transistor (MOSFET) structure that includes multiple and distinct self-aligned silicide contacts and methods of fabricating the same are provided. The MOSFET structure includes at least one metal oxide semiconductor field effect transistor having a gate conductor including a gate edge located on a surface of a Si-containing substrate; a first inner silicide having an edge that is substantially aligned to the gate edge of the at least one metal oxide semiconductor field effect transistor; and a second outer silicide located adjacent to the first inner silicide. In accordance with the present invention, the second outer silicide has second thickness is greater than the first thickness of the first inner silicide. Moreover, the second outer silicide has a resistivity that is lower than the resistivity of the first inner silicide.Type: GrantFiled: October 6, 2006Date of Patent: May 5, 2009Assignee: International Business Machines CorporationInventors: Kevin K. Chan, Christian Lavoie, Kern Rim
-
Patent number: 7521380Abstract: A method is provided for fabricating a semiconductor device on a semiconductor substrate. A plurality of narrow gate pitch transistors (NPTs) and wide gate pitch transistors (WPTs) are formed on and in the semiconductor substrate. The NPTs are spaced apart by a first distance, and the WPTs are spaced apart by a second distance greater than the first distance. A first stress liner layer is deposited overlying the NPTs, the WPTs and the semiconductor layer, an etch stop layer is deposited overlying the first stress liner layer, and a second stress liner layer is deposited overlying the etch stop layer. A portion of the second stress liner layer which overlies the WPTs is covered, and an exposed portion of the second stress liner layer which overlies the NPTs is removed to expose an exposed portion of the etch stop layer. The exposed portion of the etch stop layer which overlies the NPTs is removed.Type: GrantFiled: April 23, 2007Date of Patent: April 21, 2009Assignee: Advanced Micro Devices, Inc.Inventors: Andrew M. Waite, Scott Luning, Frank (Bin) Yang
-
Patent number: 7498602Abstract: Raised Si/SiGe source and drain regions include epitaxially grown silicon on SiGe sidewalls. The epi silicon prevents adverse effects of Ge during silicidation, including Ge out diffusion and silicide line breakage. The Si also increases the active area.Type: GrantFiled: April 6, 2006Date of Patent: March 3, 2009Assignee: International Business Machines CorporationInventors: Huilong Zhu, Bruce B. Doris, Dan M. Mocuta
-
Patent number: 7492011Abstract: To present a semiconductor device mounting ESD protective device appropriately applicable to transistors mutually different in dielectric strength, and its manufacturing method. The semiconductor device comprises a first ESD protective circuit 1A including a first transistor 3 and a first ballast resistance 4, and a second ESD protective circuit 1B including a second transistor 5 and a second ballast resistance 6. The impurity concentration of the second diffusion region forming the first ballast resistance 4 is set lower than the impurity concentration of the fourth diffusion region for forming the second ballast resistance 6.Type: GrantFiled: November 15, 2005Date of Patent: February 17, 2009Assignee: Fujitsu LimitedInventors: Teruo Suzuki, Kenji Hashimoto, Toshio Nomura
-
Patent number: 7491616Abstract: The invention relates to a method of manufacturing a semiconductor device (10) in which a semiconductor body (1) of silicon is provided, at a surface thereof, with a semiconductor region (4) of a first conductivity type, in which region a second semiconductor region (2A, 3A) of a second conductivity type, opposite to the first conductivity type, is formed forming a pn-junction with the first semiconductor region (4) by the introduction of dopant atoms of the second conductivity type into the semiconductor body (1), and wherein, before the introduction of said dopant atoms, an amorphous region is formed in the semiconductor body (1) by means of an amorphizing implantation of inert atoms, and wherein, after the amorphizing implantation, temporary dopant atoms are implanted in the semiconductor body (1), and wherein, after introduction of the dopant atoms of the second conductivity type, the semiconductor body is annealed by subjecting it to a heat treatment at a temperature in the range of about 500 to about 80Type: GrantFiled: March 7, 2005Date of Patent: February 17, 2009Assignee: NXP B.V.Inventor: Bartlomiej Jan Pawlak
-
Patent number: 7485905Abstract: An electrostatic discharge protection device comprising a multi-finger gate, a first lightly doped region of a second conductivity, a first heavily doped region of the second conductivity, and a second lightly doped region of the second conductivity. The multi-finger gate comprises a plurality of fingers mutually connected in parallel over an active region of a first conductivity. The first lightly doped region of a second conductivity is disposed in the semiconductor substrate and between two of the fingers. The first heavily doped region of the second conductivity is disposed in the first lightly doped region of the second conductivity. The second lightly doped region of the second conductivity is beneath and adjoins the first lightly doped region of the second conductivity.Type: GrantFiled: July 25, 2006Date of Patent: February 3, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Feng-Chi Hung, Jian-Hsing Lee, Hung-Lin Chen, Deng-Shun Chang
-
Patent number: 7485535Abstract: Semiconductor devices and methods of fabricating semiconductor devices that include a substrate and a device isolation layer in the substrate that defines an active region of the substrate are provided. The device isolation layer has a vertically protruding portion having a sidewall that extends vertically beyond a surface of the substrate. An epitaxial layer is provided on the surface of the substrate in the active region and extends onto the device isolation layer. The epitaxial layer is spaced apart from the sidewall of the vertically protruding portion of the device isolation layer. A gate pattern is provided on the epitaxial layer and source/drain regions are provided in the epitaxial layer at opposite sides of the gate pattern.Type: GrantFiled: February 9, 2007Date of Patent: February 3, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hoon Lim, Soon-Moon Jung, Won-Seok Cho
-
Patent number: 7482211Abstract: A method for forming a semiconductor device is provided. The method includes providing a semiconductor substrate, forming a gate dielectric over the semiconductor substrate, forming a gate electrode on the gate dielectric, forming a stressor in the semiconductor substrate adjacent an edge of the gate electrode, and implanting an impurity after the step of forming the stressor. The impurity is preferably selected from the group consisting essentially of group IV elements, inert elements, and combinations thereof.Type: GrantFiled: September 19, 2006Date of Patent: January 27, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Feng Nieh, Chien-Hao Chen, Keh-Chiang Ku, Tze-Liang Lee, Shih-Chang Chen
-
Publication number: 20090020813Abstract: A semiconductor structure and a method forming the same. The method includes providing a semiconductor structure which includes a semiconductor substrate. The semiconductor substrate includes a top substrate surface which defines a reference direction perpendicular to the top substrate surface. The method further includes simultaneously forming a first doped transistor region of a first transistor and a first doped Source/Drain portion of a second transistor on the semiconductor substrate. The first doped transistor region is not a portion of a Source/Drain region of the first transistor. The first doped transistor region and the first doped Source/Drain portion comprise dopants of a first doping polarity. The method further includes forming a second gate dielectric layer and a second gate electrode region of the second transistor on the semiconductor substrate. The second gate dielectric layer is sandwiched between and electrically insulates the second gate electrode region and the semiconductor substrate.Type: ApplicationFiled: July 16, 2007Publication date: January 22, 2009Inventor: Steven Howard Voldman
-
Strained NMOS transistor featuring deep carbon doped regions and raised donor doped source and drain
Patent number: 7479431Abstract: Some embodiments of the present invention include providing carbon doped regions and raised source/drain regions to provide tensile stress in NMOS transistor channels.Type: GrantFiled: December 17, 2004Date of Patent: January 20, 2009Assignee: Intel CorporationInventors: Michael L. Hattendorf, Jack Hwang, Anand Murthy, Andrew N. Westmeyer -
Patent number: 7476577Abstract: In a semiconductor device including a laminate of a first insulating layer, a crystalline semiconductor layer, and a second insulating layer, characteristics of the device are improved by determining its structure in view of stress balance. In the semiconductor device including an active layer of the crystalline semiconductor layer having tensile stress on a substrate, tensile stress is given to the first insulating layer formed to be in close contact with a surface of the semiconductor layer at a substrate side, and compressive stress is given to the second insulating layer formed to be in close contact with a surface of the semiconductor layer at a side opposite to the substrate side.Type: GrantFiled: October 17, 2006Date of Patent: January 13, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Taketomi Asami, Toru Takayama, Ritsuko Kawasaki, Hiroki Adachi, Naoya Sakamoto, Masahiko Hayakawa, Hiroshi Shibata, Yasuyuki Arai
-
Publication number: 20090001418Abstract: A method for fabricating a transistor, the method includes forming a gate over a substrate to form a first resultant structure, forming a gate spacer at first and second sidewalls of the gate, etching portions of the substrate proximate to the gate spacer to form a recess in a source/drain region of the substrate, forming a first epitaxial layer including germanium to fill the recess, and performing a high temperature oxidation process to form a second epitaxial layer including germanium over an interfacial layer between the substrate and the first epitaxial layer, the second epitaxial layer having a germanium concentration that is higher than a germanium concentration of the first epitaxial SiGe layer, thereby forming a second resultant structure.Type: ApplicationFiled: December 27, 2007Publication date: January 1, 2009Applicant: Hynix Semiconductor Inc.Inventors: Yong-Soo KIM, Hong-Seon Yang, Seung-Ho Pyi, Tae-Hang Ahn
-
Publication number: 20090004800Abstract: In a method of manufacturing a semiconductor device, a conductive layer pattern may be formed on a substrate. An oxide layer may be formed on the substrate to cover the conductive layer pattern. A diffusion barrier layer may be formed by treating the oxide layer to increase an energy required for a diffusion of impurities. An impurity region may be formed on the substrate by implanting impurities into the conductive layer pattern and a portion of the substrate adjacent to the conductive layer pattern, through the diffusion barrier. The impurities in the conductive layer pattern and the impurity region may be prevented or reduced from diffusing, and therefore, the semiconductor device may have improved performance.Type: ApplicationFiled: June 20, 2008Publication date: January 1, 2009Inventors: Dong Suk Shin, Joo-Won Lee, Tae-Gyun Kim
-
Patent number: 7462503Abstract: A method of fabricating a liquid crystal display device includes forming first, second, and third active patterns on a substrate having a pixel region and a driving region, wherein the first and second active patterns are in the driving region and the third active pattern is in the pixel region, the first, second, and third active patterns each having an active region, a source region, and a drain region with the source and drain regions on opposing sides of the active region, forming a gate insulator on the first, second, and third active patterns, forming first, second, and third gate electrodes on the gate insulator, wherein the first, second, and third gate electrodes correspond to the active regions of the first, second, and third active patterns, respectively, doping the source and drain regions of the first, second, and third active patterns with n? ions using the first, second, and third gate electrodes as a doping mask, doping the n? doped source and drain regions of the second active pattern with p+Type: GrantFiled: November 29, 2005Date of Patent: December 9, 2008Assignee: LG Display Co., Ltd.Inventor: Joon Young Yang
-
Patent number: 7462537Abstract: A method of fabricating a non-volatile memory is provided. A substrate having a trench therein for forming a trench device is provided. Then, a doped metal silicide layer is formed on the substrate in the trench. A heating process is performed to form a source/drain area in the substrate under the doped metal silicide layer. Thereafter, a first conductive layer is formed on the doped metal silicide layer to fill up the trench.Type: GrantFiled: July 7, 2006Date of Patent: December 9, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Pin-Yao Wang, Liang-Chuan Lai
-
Publication number: 20080299735Abstract: Methods are provided for depositing materials in forming semiconductor devices on a substrate, such as metal oxide transistors. In one embodiment, the invention generally provides a method of processing a substrate including forming a gate dielectric on a substrate having a first conductivity, forming a gate electrode on the gate dielectric, forming a first pair of sidewall spacers along laterally opposite sidewalls of the gate electrode, etching a pair of source/drain region definitions on opposite sides of the electrode, depositing a silicon-germanium material selectively in the source/drain region definitions, and implanting a dopant in the deposited silicon-germanium material to form a source/drain region having a second conductivity.Type: ApplicationFiled: July 18, 2008Publication date: December 4, 2008Inventors: FARAN NOURI, Lori D. Washington, Victor Moroz
-
Publication number: 20080299723Abstract: A method for forming a capacitor includes forming a dielectric layer over a substrate. A conductive layer is formed over the dielectric layer. Dopants are implanted through at least one of the dielectric layer and the conductive layer after forming the dielectric layer so as to form a conductive region under the dielectric layer, wherein the conductive layer is a top electrode of the capacitor and the conductive region is a bottom electrode of the capacitor.Type: ApplicationFiled: June 4, 2007Publication date: December 4, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: C. C. Wu, Chi-Feng Huang, Chun-Hung Chen, Chih-Ping Chao, John Chern
-
Publication number: 20080277741Abstract: A semiconductor device includes a semiconductor substrate; a source area, a channel area and a drain area vertically stacked on the semiconductor substrate; and a gate formed in both side walls of the stacked source area, channel area and drain area under interposition of a gate insulation layer.Type: ApplicationFiled: June 20, 2007Publication date: November 13, 2008Applicant: Hynix Semiconductor, Inc.Inventor: Seon Yong CHA
-
Patent number: 7446350Abstract: Disclosed is a p-type field effect transistor (pFET) structure and method of forming the pFET. The pFET comprises embedded silicon germanium in the source/drain regions to increase longitudinal stress on the p-channel and, thereby, enhance transistor performance. Increased stress is achieved by increasing the depth of the source/drain regions and, thereby, the volume of the embedded silicon germanium. The greater depth (e.g., up to 100 nm) of the stressed silicon germanium source/drain regions is achieved by using a double BOX SOI wafer. Trenches are etched through a first silicon layer and first buried oxide layer and then the stressed silicon germanium is epitaxially grown from a second silicon layer. A second buried oxide layer isolates the pFET.Type: GrantFiled: May 10, 2005Date of Patent: November 4, 2008Assignee: International Business Machine CorporationInventors: Huajie Chen, Dureseti Chidambarrao, Dominic J. Schepis, Henry K. Utomo
-
Publication number: 20080254587Abstract: A method for fabricating a semiconductor integrated circuit having a self-aligned structure, the method comprises the steps of: providing a semiconductor substrate; forming a gate dielectric layer, a first polysilicon layer, and a first capping layer on top of the semiconductor substrate; patterning the first capping layer, the first polysilicon layer and stopping on the gate dielectric layer to form a gate structure; forming and patterning a composite dielectric layer, a second polysilicon layer, and a second capping layer to form an interconnect structure; forming a composite spacer; removing the photo-resist layer; forming a third polysilicon layer; making blanket removal of the third polysilicon layer to leave a remain third polysilicon layer; removing the first and the second capping layer; forming a source and a drain; and forming a silicide layer overlying the gate structure, source, drain and the interconnect structure to form the self-aligned structure.Type: ApplicationFiled: April 10, 2008Publication date: October 16, 2008Inventor: TZU-YIN CHIU
-
Patent number: 7429512Abstract: A method of fabricating a flash memory device. A DDD ion is implanted into a high voltage PMOS transistor and into source and drain junctions of a cell transistor in order to facilitate a pinch-off phenomenon in the gate to drain overlap region and also increase the number of hot carriers. Accordingly, a program characteristic can be improved, a depletion width between source and drain junctions of a cell can be narrowed and the leakage current can be reduced.Type: GrantFiled: May 23, 2006Date of Patent: September 30, 2008Assignee: Hynix Semiconductor Inc.Inventor: Dong Kee Lee
-
Patent number: 7423323Abstract: A device having a raised segment, and a manufacturing method for same. An SOI wafer is provided having a substrate, an insulating layer disposed over the substrate, and a layer of semiconductor material disposed over the insulating layer. The semiconductor material is patterned to form a mesa structure. The wafer is annealed to form a raised segment on the mesa structure.Type: GrantFiled: February 23, 2005Date of Patent: September 9, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hao-Yu Chen, Yee-Chia Yeo, Fu-Liang Yang, Chenming Hu
-
Patent number: 7414277Abstract: A memory device and a method of fabrication are provided. The memory device includes a semiconductor substrate and a charge trapping dielectric stack disposed over the semiconductor substrate. A gate electrode is disposed over the charge trapping dielectric stack, where the gate electrode electrically defines a channel within a portion of the semiconductor substrate. The memory device includes a pair of raised bitlines, where the bitlines have a lower portion formed by a first process and an upper portion formed by a second process.Type: GrantFiled: April 22, 2005Date of Patent: August 19, 2008Assignee: Spansion, LLCInventors: Ashot Melik-Martirosian, Takashi Orimoto, Mark T. Ramsbey
-
Patent number: 7410875Abstract: A method for fabricating a semiconductor structure is described. A substrate is provided, having thereon a gate structure and a spacer on the sidewall of the gate structure and having therein an S/D extension region beside the gate structure. An opening is formed in the substrate beside the spacer, and then an S/D region is formed in or on the substrate at the bottom of the opening. A metal silicide layer is formed on the S/D region and the gate structure, and then a stress layer is formed over the substrate.Type: GrantFiled: April 6, 2006Date of Patent: August 12, 2008Assignee: United Microelectronics Corp.Inventors: Shyh-Fann Ting, Cheng-Tung Huang, Wen-Han Hung, Li-Shian Jeng, Tzyy-Ming Cheng
-
Publication number: 20080173952Abstract: A semiconductor device and method of manufacturing the same are disclosed. An example semiconductor device includes a semiconductor substrate having a first well, a first source electrode, a drain electrode, and a first gate insulation layer formed on the semiconductor substrate, and a gate electrode formed on the first gate insulation layer. The example device also includes a second gate insulation layer formed on the gate electrode, a first source region formed on the semiconductor substrate between the first source electrode and the first gate insulation layer, a first drain region formed on the semiconductor substrate between the drain electrode and the first gate insulation layer, an insulating layer formed on the first source electrode, on the first source region, and on the first drain region, and a second source electrode formed on the insulating layer over the first source electrode.Type: ApplicationFiled: March 21, 2008Publication date: July 24, 2008Inventor: Sang-Hyun Ban
-
Patent number: 7393766Abstract: A CMOS device structure, and a method of fabricating the CMOS device, featuring a gate insulator layer comprised of a high k metal oxide layer, has been developed. The process features formation of recessed, heavily doped source/drain regions, and of vertical, polysilicon LDD spacers, prior to deposition of the high k metal oxide layer. Removal of a silicon nitride shape, previously used as a mask for definition of the recessed regions, which in turn are used for accommodation of the heavily doped source/drain regions, provides the space to be occupied by the high k metal oxide layer. The integrity of the high k, gate insulator layer, butted by the vertical polysilicon spacers, and overlying a channel region provided by the non-recessed portion of the semiconductor substrate, is preserved via delayed deposition of the metal oxide layer, performed after high temperature anneals such as the activation anneal for heavily doped source/drain regions, as well as the anneal used for metal silicide formation.Type: GrantFiled: May 2, 2005Date of Patent: July 1, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Fang Wang, Chien-Hao Chen, Liang-Gi Yao, Shih-Chang Chen
-
Patent number: 7390711Abstract: A MOS transistor including a gate insulation layer and a gate electrode layer on a channel region of a semiconductor substrate. A gate spacer layer is formed on a sidewall of the electrode layer and the insulation layer. The transistor includes a deep extended source/drain region, a first source/drain region that is deeper than the extended source/drain region, and a second source/drain region that is shallower than the extended source/drain region.Type: GrantFiled: December 15, 2005Date of Patent: June 24, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Dong-Il Byun
-
Publication number: 20080128820Abstract: A process for forming active transistors for a semiconductor memory device by the steps of: forming transistor gates having generally vertical sidewalls in a memory array section and in periphery section; implanting a first type of conductive dopants into exposed silicon defined as active area regions of the transistor gates; forming temporary oxide spacers on the generally vertical sidewalls of the transistor gates; after the step of forming temporary spacers, implanting a second type of conductive dopants into the exposed silicon regions to form source/drain regions of the active transistors; after the step of implanting a second type of conductive dopants, growing an epitaxial silicon over exposed silicon regions; removing the temporary oxide spacers; and forming permanent nitride spacers on the generally vertical sidewalls of the transistor gates.Type: ApplicationFiled: January 16, 2008Publication date: June 5, 2008Applicant: MICRON TECHNOLOGY, INC.Inventors: Chin-Chen Cho, Er-Xuan Ping
-
Patent number: 7348233Abstract: Methods are provided for fabricating a CMOS device having a silicon substrate including a first N-type region and a second P-type region. The method includes the steps of forming a first gate electrode overlying the first N-type region and a second gate electrode overlying the second P-type region. P-type source and drain regions are ion implanted into the first N-type region, and N-type source and drain regions are ion implanted into the second P-type region. First silicide regions, spaced apart from the first gate electrode by a first distance, are formed contacting the P-type source and drain regions, and second silicide regions, spaced apart from the second gate electrode by a second distance less than the first distance, are formed contacting the N-type source and drain regions.Type: GrantFiled: August 19, 2005Date of Patent: March 25, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Martin Gerhardt, Igor Peidous
-
Patent number: 7348232Abstract: In accordance with the invention there is a method of forming a semiconductor device comprising forming a gate over a substrate, forming a source region and a drain region by doping a first portion and a second portion of active regions adjacent the gate, and forming a first recess in a portion of the source region and a second recess in a portion of the drain region. The method also includes activating the dopants in the source region and the drain region by heating the active regions and depositing a semiconductor material in the first recess and the second recess after activating the dopants in the source region and the drain region.Type: GrantFiled: March 1, 2005Date of Patent: March 25, 2008Assignee: Texas Instruments IncorporatedInventors: Periannan Chidambaram, Srinivasan Charkravarthi
-
Patent number: 7335566Abstract: A method of fabricating an integrated circuit including strained silicon bearing regions. The method forms a blanket layer of material having an initial thickness overlying a source region, a drain region, and a gate structure of an MOS device to cover an upper surface of the gate structure, including the hard mask layer, to form a substantially planarized surface region from the blanket layer. The method removes a portion of the initial thickness of the blanket layer to remove the hard mask and expose a portion of the gate structure. In a preferred embodiment, the portion of the gate structure is substantially polysilicon material. The method introduces dopant impurities into the portion of the gate structure using at least an implantation process to dope the gate structure, while maintaining the source region and the drain region free from the dopant impurities.Type: GrantFiled: October 10, 2006Date of Patent: February 26, 2008Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Xian J. Ning, Bei Zhu
-
Publication number: 20080006884Abstract: A semiconductor device includes a MISFET, the MISFET having a shallow trench insulator (STI) formed in a surface layer of a semiconductor substrate to define a device forming region, a gate electrode formed above the device forming region via a gate insulating film, impurity diffusion layers composing a source and a drain formed in the surface layer of the device forming region using SiGe so as to sandwich the gate electrode, and a first metal silicide formed on the surfaces of the impurity diffusion layers. The surface height of the STI is substantially the same as the height of the first metal silicide.Type: ApplicationFiled: May 23, 2007Publication date: January 10, 2008Inventor: Atsushi Yagishita
-
Publication number: 20080006886Abstract: A method of manufacturing a semiconductor device including calibrating an ion implant process. The calibration includes forming a dielectric layer over a calibration substrate. A dopant is implanted into the dielectric layer. Charge is deposited on a surface of the dielectric layer, and voltage on the surface is measured. An electrical characteristic of the dielectric layer is determined, and a doping level of the dielectric layer is determined from the electrical characteristic. The electrical characteristic is associated with an operating set-point of the ion implant process. The calibrated ion implant process is used to implant the dopant into a semiconductor substrate.Type: ApplicationFiled: November 13, 2006Publication date: January 10, 2008Applicant: Texas Instruments IncorporatedInventors: Narendra Mehta, Ajith Varghese, Benjamin Moser
-
Publication number: 20080003755Abstract: Embodiments of methods and apparatus for a sacrificial oxide layer which enables spacer over-etch in multi-gate architectures are generally described herein. Other embodiments may be described and claimed.Type: ApplicationFiled: June 30, 2006Publication date: January 3, 2008Inventors: Uday Shah, Willy Rachmady, Jack T. Kavalieros, Brian S. Doyle
-
Publication number: 20080003752Abstract: A method for fabricating a transistor having a Group III-V semiconductor substrate with an oxygen-free dielectric disposed between the substrate and a gate is described.Type: ApplicationFiled: June 30, 2006Publication date: January 3, 2008Inventors: Matthew V. Metz, Mark L. Doczy, Suman Datta
-
Publication number: 20070298570Abstract: The invention includes methods of forming integrated circuitry, methods of forming memory circuitry, and methods of forming field effect transistors. In one implementation, conductive metal silicide is formed on some areas of a substrate and not on others. In one implementation, conductive metal silicide is formed on a transistor source/drain region and which is spaced from an anisotropically etched sidewall spacer proximate a gate of the transistor.Type: ApplicationFiled: September 4, 2007Publication date: December 27, 2007Inventors: Kunal Parekh, John Zahurak
-
Patent number: 7306997Abstract: A semiconductor substrate is provided having an insulator thereon with a semiconductor layer on the insulator. A deep trench isolation is formed, introducing strain to the semiconductor layer. A gate dielectric and a gate are formed on the semiconductor layer. A spacer is formed around the gate, and the semiconductor layer and the insulator are removed outside the spacer. Recessed source/drain are formed outside the spacer.Type: GrantFiled: November 10, 2004Date of Patent: December 11, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Niraj Subba, Witold P. Maszara, Zoran Krivokapic, Ming-Ren Lin
-
Patent number: 7300846Abstract: A semiconductor device and a method for manufacturing the same are disclosed, in which an insulating layer may be formed in a strained silicon layer under source/drain regions to substantially overcome conventional problems resulting from a channel decrease in the semiconductor device.Type: GrantFiled: December 2, 2005Date of Patent: November 27, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Myung Jin Jung