Consisting Of Layered Constructions Comprising Conductive Layers And Insulating Layers, E.g., Planar Contacts (epo) Patents (Class 257/E23.019)
-
Publication number: 20090179230Abstract: The present invention provides a method for forming a wiring having a minute shape on a large substrate with a small number of steps, and further a wiring substrate formed by the method. Moreover, the present invention provides a semiconductor device in which cost reduction and throughput improvement are possible due to the small number of steps and reduction of materials and which has a semiconductor element with a minute structure, and further a manufacturing method thereof. According to the present invention, a composition including metal particles and organic resin is irradiated with laser light and a part of the metal particles is baked to form a conductive layer typified by a wiring, an electrode or the like over a substrate. Further, a semiconductor device having the baked conductive layer as a wiring or an electrode is formed.Type: ApplicationFiled: February 13, 2009Publication date: July 16, 2009Inventors: Hiroko Yamamoto, Osamu Nakamura
-
Publication number: 20090179335Abstract: A printed circuit board (PCB) and a semiconductor package that are configured to prevent delamination and voids. In one example embodiment, the semiconductor package includes a PCB having a base substrate on which conductive patterns are formed and which includes an interior region having a die paddle for receiving a semiconductor chip and an exterior region disposed outside the interior region. The PCB also includes a first solder resist formed on a portion of the base substrate corresponding to the interior region and a second solder resist formed on a portion of the base substrate corresponding to the exterior region. The second solder resist may also have a greater surface roughness than the surface roughness of the first solder resist.Type: ApplicationFiled: November 3, 2008Publication date: July 16, 2009Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yun-Jin OH, Chang-Hoon HAN, Kwang-Ryul LEE, Hyoung-Suk KIM
-
Patent number: 7557436Abstract: Wiring lines for the supply of a voltage to feed a drive voltage to an integrated circuit formed in a semiconductor chip are disposed so as to cover a main surface of the semiconductor chip, so that, if the wiring lines are removed for the purpose of analyzing information stored in the semiconductor chip, the integrated circuit does not operates and it is impossible to analyze the information. Further, there is provided a processing detector circuit for detecting that the wiring lines have been tampered with. When the processing detector circuit detects a change in the sate of the wiring lines, the integrated circuit is reset. Thus, it is possible to improve the security of information stored on the card.Type: GrantFiled: November 1, 2006Date of Patent: July 7, 2009Assignees: Renesas Technology Corp., Hitachi ULSI Systems Co., Ltd.Inventors: Hirotaka Mizuno, Yoshio Masumura, Takeo Kon, Yukio Kawashima
-
Publication number: 20090166849Abstract: A semiconductor chip includes a die mounted on a packaging substrate. The die includes a semiconductor substrate; inter-metal dielectric layers on the semiconductor substrate; levels of metal interconnection, wherein at least two potential equivalent metal traces are formed in a level of the metal interconnection; a passivation layer disposed over the two metal traces, wherein two openings are formed in the passivation layer to expose portions of the two metal traces; a conductive member externally mounted on the passivation layer between the two openings; and a redistribution layer formed over the conductive member.Type: ApplicationFiled: May 8, 2008Publication date: July 2, 2009Inventors: Che-Yuan Jao, Sheng-Ming Chang, Ching-Chih Li
-
Publication number: 20090166892Abstract: A circuit board includes an insulation body having a first surface and a second surface facing away from the first surface. The circuit board comprises a hardened insulation material. Circuit patterns having first conductive surfaces, second conductive surfaces facing away from the first conductive surfaces, and side surfaces connecting the first and second conductive surfaces embedded in the insulation body. That is, the second conductive surfaces and the side surfaces are embedded in the insulation body through the first surface of the insulation body, and the first conductive surfaces are exposed out of the insulation body. Recognition patterns are formed on the second surface of the insulation body.Type: ApplicationFiled: October 29, 2008Publication date: July 2, 2009Inventor: Ki Yong LEE
-
Publication number: 20090166843Abstract: A semiconductor device includes a semiconductor chip including a first conducting element, and a second conducting element arranged outside the semiconductor chip and electrically connected to the first conducting element at a first location. It further includes a third conducting element arranged outside the semiconductor chip and electrically connected to the first conducting element at a second location, and a fourth conducting element arranged outside the semiconductor chip. A vertical projection of the fourth conducting element on the chip crosses the first conducting element between the first location and the second location.Type: ApplicationFiled: December 27, 2007Publication date: July 2, 2009Applicant: Infineon Technologies AGInventors: CHRISTOPH KUTTER, Ewald Soutschek, Georg Meyer-Berg
-
Patent number: 7553762Abstract: The invention provides a method for forming a metal silicide layer. The method comprises steps of providing a substrate and forming a nickel-noble metal layer over the substrate. A grain boundary sealing layer is formed on the nickel-noble metal layer and then an oxygen diffusion barrier layer is formed on the grain boundary sealing layer. Thereafter, a rapid thermal process is performed to transform a portion of the nickel-noble metal layer into a metal silicide layer. Finally, the oxygen diffusion barrier layer, the grain boundary sealing layer and the rest portion of the nickel-noble metal layer are removed.Type: GrantFiled: February 9, 2007Date of Patent: June 30, 2009Assignee: United Microelectronics Corp.Inventors: Tzung-Yu Hung, Chun-Chieh Chang, Chao-Ching Hsieh, Yu-Lan Chang, Yi-Wei Chen
-
Patent number: 7554176Abstract: A plurality of IC regions are formed on a semiconductor wafer, which is cut into individual chips incorporating ICs, wherein wiring layers and insulating layers are sequentially formed on a silicon substrate. In order to reduce height differences between ICs and scribing lines, a planar insulating layer is formed to cover the overall surface with respect to ICs, seal rings, and scribing lines. In order to avoid occurrence of breaks and failures in ICs, openings are formed to partially etch insulating layers in a step-like manner so that walls thereof are each slanted by prescribed angles ranging from 20° to 80°. For example, a first opening is formed with respect to a thin-film element section, and a second opening is formed with respect to an external-terminal connection pad.Type: GrantFiled: March 24, 2005Date of Patent: June 30, 2009Assignee: Yamaha CorporationInventor: Hiroshi Naito
-
Publication number: 20090160046Abstract: An electronic device and method is disclosed. In one embodiment, a method includes providing an electrically insulating substrate. A first electrically conductive layer is applied over the electrically insulating substrate. A first semiconductor chip is placed over the first electrically conductive layer. An electrically insulating layer is applied over the first electrically conductive layer. A second electrically conductive layer is applied over the electrically insulating layer.Type: ApplicationFiled: December 21, 2007Publication date: June 25, 2009Applicant: Infineon Technologies AGInventors: Ralf Otremba, Oliver Haeberlen, Klaus Schiess
-
Patent number: 7550849Abstract: Methods may be provided for forming an electronic device including a substrate, a conductive pad on the substrate, and an insulating layer on the substrate wherein the insulating layer has a via hole therein exposing a portion of the conductive pad. In particular, a conductive structure may be formed on the insulating layer and on the exposed portion of the conductive pad. The conductive structure may include a base layer of titanium-tungsten (TiW) and a conduction layer of at least one of aluminum and/or copper. Moreover, the base layer of the conductive structure may be between the conduction layer and the insulating layer. Related devices are also discussed.Type: GrantFiled: June 20, 2007Date of Patent: June 23, 2009Assignee: Unitive International LimitedInventors: J. Daniels Mis, Dean Zehnder
-
Publication number: 20090152693Abstract: A semiconductor device includes a wiring board having: plural stacked insulating layers; test pads and external connection pads which are disposed on a face of the plural stacked insulating layers located on the side opposite to that where another wiring board is connected; first wiring patterns which electrically connect internal connection pads with the test pads; and second wiring patterns which electrically connect semiconductor element mounting pads with the external connection pads. The external connection pads are placed on the inner side of the test pads.Type: ApplicationFiled: December 10, 2008Publication date: June 18, 2009Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventor: Hitoshi Sato
-
Publication number: 20090146129Abstract: A method of manufacturing a semiconductor memory cell including phase change material. A multi-bit memory cell may implement phase change material. Various kinds of information can be stored in one memory cell. A chip size may be minimized without sacrificing capacity and/or memory performance, as compared with a one-bit memory cell.Type: ApplicationFiled: December 9, 2008Publication date: June 11, 2009Inventor: Kwang-Jeon Kim
-
Patent number: 7545046Abstract: A semiconductor device having a trench in the side portion of a conducting line pattern and methods of forming the same. The semiconductor device provides a way of preventing an electrical short between the conducting line pattern and a landing pad adjacent to the conducting line pattern. There are disposed two conducting line patterns on a semiconductor substrate. Each of the conducting line patterns includes a conducting line and a conducting line capping layer pattern stacked thereon. Each of the conducting line patterns has a trench between the conducting line capping layer pattern and the conducting line. Conducting line spacers are formed between the conducting line patterns. One conducting line spacer covers a portion of a sidewall of one of the conducting line patterns, and the remaining conducting line spacer covers an entire sidewall of the remaining conducting line pattern. A landing pad is disposed between the conducting line patterns.Type: GrantFiled: November 3, 2005Date of Patent: June 9, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Hyeon Nam, Seung-Kun Lee, Joong-Sup Choi, Chang-Moon Ahn, Wi-Seob Kang
-
Publication number: 20090140415Abstract: A combination substrate includes a first substrate having wiring board mounting pads for installing a printed wiring board and connection pads on an opposite side of the wiring board mounting pads, a second substrate having package substrate mounting pads for mounting one or more package substrates and having connection pads on an opposite side of the package substrate mounting pads, a middle substrate positioned between the first substrate and the second substrate and including conductive members electrically connecting the connection pads on the first substrate and the connection pads on the second substrate, and a die positioned between the first substrate and the second substrate and mounted on one of the first substrate and the second substrate.Type: ApplicationFiled: June 27, 2008Publication date: June 4, 2009Applicant: IBIDEN CO., LTDInventor: Toru FURUTA
-
Publication number: 20090134517Abstract: A first insulating film is formed on a semiconductor substrate. A first interconnection is formed in a trench formed in the first insulating film. A first barrier film is formed between the first interconnection and first insulating film. A second insulating film is formed on the upper surface of the first interconnection, and in a first hollow portion between the side surface of the first barrier film and the first insulating film. The second insulating film is formed from the upper surface of the first interconnection to a depth higher than the bottom surface of the first interconnection. The first hollow portion is formed below the bottom surface of the second insulating film.Type: ApplicationFiled: November 24, 2008Publication date: May 28, 2009Inventors: Takamasa USUI, Tadayoshi Watanabe
-
Publication number: 20090134519Abstract: Embodiments relate to a semiconductor device. In embodiments, the semiconductor device may include a semiconductor substrate having a first metal line; a pre-metal dielectric (PMD) layer over the first metal line on the semiconductor substrate; a first metal layer formed in a first contact hole in the PMD layer; a second metal layer formed in a second contact hole in the PMD layer; and a second metal line electrically connected to the first and second metal layers, respectively, over the PMD layer, wherein the first and second metal layers are located at prescribed positions and configured to be electrically connected to the first metal line.Type: ApplicationFiled: February 2, 2009Publication date: May 28, 2009Inventor: Keun Soo Park
-
Patent number: 7535095Abstract: The present invention has for its object to provide a multilayer printed circuit board which is very satisfactory in fracture toughness, dielectric constant, adhesion and processability, among other characteristics. The present invention is directed to a multilayer printed circuit board comprising a substrate board, a resin insulating layer formed on said board and a conductor circuit constructed on said resin insulating layer, wherein said resin insulating layer comprises a polyolefin resin.Type: GrantFiled: September 28, 1999Date of Patent: May 19, 2009Assignee: Ibiden Co., Ltd.Inventors: Honchin En, Masayuki Hayashi, Dongdong Wang, Kenichi Shimada, Motoo Asai, Koji Sekine, Tohru Nakai, Shinichiro Ichikawa, Yukihiko Toyoda
-
Patent number: 7528069Abstract: Fine pitch contacts are achieved by using traces that extend to the contacts without requiring capture pads at the contact pads. Capture pads are desirably avoided because they have a diameter greater than the line to which they are attached. Preferably, adjacent contact pads are present in the same opening in the dielectric. The traces to the contact pads are in a line so that no widening is required where the lines make contact to the contact pads. The lines can be widened before they get to the contact pads but at the contact pads, they are substantially at the minimum width for the line. Thus, the contact pads can be at a pitch much lower than if capture pads were used.Type: GrantFiled: November 7, 2005Date of Patent: May 5, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Robert J. Wenzel, George R. Leal
-
Publication number: 20090108436Abstract: In a semiconductor package, a semiconductor chip is adhered with an adhesive member, with a circuit face of the semiconductor chip facing upward, onto a circuit board including a plurality of interconnections, a plurality of through holes, wire bonding pads and a solder resist for protecting the interconnections and the through holes. A plurality of electrodes of the semiconductor chip are electrically connected to the plural wire bonding pads of the circuit board through wires. A concave is formed in the solder resist of the circuit board correspondingly to every through hole of the circuit board, and concaves present in a region opposing a rim portion of the semiconductor chip and a region surrounding the semiconductor chip are buried with a resin so as to attain a flat top face.Type: ApplicationFiled: April 9, 2008Publication date: April 30, 2009Inventors: Toshio Fujii, Masashi Funakoshi, Satoru Atsuta
-
Patent number: 7524697Abstract: A burn-in process for a semiconductor integrated circuit device includes a first process of positioning bump electrodes of the semiconductor integrated circuit device with respect to pads of a socket having detachment mechanisms, a second process of pressing the bump electrodes against the pads by weighting the semiconductor integrated circuit device, and a third process of detaching the bump electrodes from the pads by exerting force on the semiconductor integrated circuit device in a direction opposite to a weighting direction of the second process. Automatic insertion and detachment of a semiconductor integrated circuit chip in a burn-in test is facilitated by detaching the bump electrodes from the pads by pushing up the semiconductor integrated circuit device.Type: GrantFiled: January 18, 2005Date of Patent: April 28, 2009Assignee: Renesas Technology Corp.Inventors: Naohiro Makihira, Satoshi Imasu, Masanao Sato
-
Publication number: 20090096105Abstract: In a method of fabricating a thin film transistor array substrate for a liquid crystal display, a gate line assembly is formed on a substrate with a chrome-based under-layer and an aluminum alloy-based over-layer while proceeding in the horizontal direction. The gate line assembly has gate lines, and gate electrodes, and gate pads. A gate insulating layer is deposited onto the insulating substrate such that the gate insulating layer covers the gate line assembly. A semiconductor layer and an ohmic contact layer are sequentially formed on the gate insulating layer. A data line assembly is formed on the ohmic contact layer with a chrome-based under-layer and an aluminum alloy-based over-layer. The data line assembly has data lines crossing over the gate lines, source electrodes, drain electrodes, and data pads. A protective layer is deposited onto the substrate, and patterned to thereby form contact holes exposing the drain electrodes, the gate pads, and the data pads.Type: ApplicationFiled: December 12, 2008Publication date: April 16, 2009Inventors: Seung-Taek LIM, Mun-Pyo Hong, Nam-Seok Roh, Young-Joo Song, Sang-Ki Kwak, Kwon-Young Choi, Keun-Kyu Song
-
Patent number: 7514276Abstract: The present invention relates to a method of aligning stacked chips wherein the apparatus and method utilize bumps in the form of exposed metal lines on a first chip. The present invention further relates to taking a resistance measurement to determine a quality of alignment wherein the resistance measurement indicates a direction in which the first chip and the second chip are misaligned.Type: GrantFiled: August 12, 2008Date of Patent: April 7, 2009Assignee: International Business Machines CorporationInventors: Corey Elizabeth Yearous, Phil Christopher Paone, Kelly Lynn Williams, David Paul Paulsen, Gregory John Uhlmann, John Edward Sheets, II, Karl Robert Ericson
-
Patent number: 7508082Abstract: There is provided a solution to the problem of the poor adhesion in the pad portion while inhibiting the dishing in the pad portion. An SiON film, which covers insulating areas and has an opening above Cu pad areas, is formed, and a barrier metal film is formed in the opening of the SiON film. Such constitution provides the structure, in which the upper portion of the interfaces between the Cu pad areas and the insulating areas are covered by the SiON film.Type: GrantFiled: August 24, 2007Date of Patent: March 24, 2009Assignee: NEC Electronics CorporationInventors: Toshiyuki Takewaki, Noriaki Oda
-
Publication number: 20090072358Abstract: A semiconductor integrated circuit package, a printed circuit board, a semiconductor apparatus, and a power supply wiring structure that allow attainment of stable power source and ground wiring without causing resonance even in a high-frequency bandwidth are provided. In an interior portion of the package, a power source wiring and a ground wiring constitute a pair wiring structure in which the power source wiring and the ground wiring are juxtaposed at a predetermined interval so as to establish electromagnetic coupling therebetween. A plurality of pair wiring structures are combined in such a manner that, when viewed in a section perpendicular to a wiring extending direction, the pair wiring assembly assumes a staggered (checkered) configuration. It is preferable that, each of the silicon chip and the printed circuit board, like the package, has pair wiring structures disposed inside.Type: ApplicationFiled: September 4, 2008Publication date: March 19, 2009Applicants: KYOCERA CORPORATION, OKI ELECTRIC INDUSTRY CO., LTD., KABUSHIKI KAISHA TOSHIBA, FUJI XEROX CO., LTD., FUJITSU MICROELECTRONICS LIMITED, RENESAS TECHNOLOGY CORP., IBIDEN CO., LTD.Inventors: Kanji OTSUKA, Yutaka AKIYAMA
-
Patent number: 7504719Abstract: The present invention has for its object to provide a multilayer printed circuit board which is very satisfactory in facture toughness, dielectric constant, adhesion and processability, among other characteristics. The present invention is directed to a multilayer printed circuit board comprising a substrate board, a resin insulating layer formed on said board and a conductor circuit constructed on said resin insulating layer, wherein said resin insulating layer comprises a polyolefin resin.Type: GrantFiled: July 26, 2005Date of Patent: March 17, 2009Assignee: Ibiden Co., Ltd.Inventors: Honchin En, Masayuki Hayashi, Dongdong Wang, Kenichi Shimada, Motoo Asai, Koji Sekine, Tohru Nakai, Shinichiro Ichikawa, Yukihiko Toyoda
-
Publication number: 20090065921Abstract: There is provided an electronic device package and the like in which it is not likely that damage occurs in a wiring pattern of an interposer substrate in a gap section formed, for example, between an electronic device and an insertion substrate. The semiconductor package in accordance with the present invention is a package of fan-out type including an interposer substrate 3 and a semiconductor device 1 and an insertion substrate 18 which are arranged on the substrate 3. The interposer substrate 3 includes a wiring pattern 6 therein. A gap 8 is formed between the semiconductor device 1 and the insertion substrate 18; in an area corresponding to the gap, a reinforcing member (a metallic film 7) is formed to increase strength of the wiring pattern 6.Type: ApplicationFiled: February 28, 2007Publication date: March 12, 2009Inventors: Takao Yamazaki, Yoshimichi Sogawa, Toshiaki Shironouchi, Kenji Ohyachi
-
Publication number: 20090065938Abstract: The object of the present invention is to provide a semiconductor element containing an n-type gallium nitride based compound semiconductor and a novel electrode that makes an ohmic contact with the semiconductor. The semiconductor element of the present invention has an n-type Gallium nitride based compound semiconductor and an electrode that forms an ohmic contact with the semiconductor, wherein the electrode has a TiW alloy layer to be in contact with the semiconductor. According to a preferable embodiment, the above-mentioned electrode can also serve as a contact electrode. According to a preferable embodiment, the above-mentioned electrode is superior in the heat resistance. Moreover, a production method of the semiconductor element is also provided.Type: ApplicationFiled: April 4, 2006Publication date: March 12, 2009Inventors: Tsuyoshi Takano, Takahide Joichi, Hiroaki Okagawa
-
Publication number: 20090065934Abstract: A wiring substrate may include a base film, a plurality of wires, a first insulation member and a second insulation member. The base film may have a chip-mounting region where a semiconductor chip may be mounted thereon. The wires may extend from the chip-mounting region and the wires may include adhesive end portions that may be electrically connected to the semiconductor chip. The first insulation member may cover portions of the wires outside the chip-mounting region thereof. The second insulation member may cover portions of the wire inside the chip-mounting region, the adhesive end portion of the wire being exposed by the second insulation member.Type: ApplicationFiled: September 10, 2008Publication date: March 12, 2009Inventors: Ye-Chung Chung, Don-Han Kim
-
Publication number: 20090057873Abstract: A packaging substrate structure with an electronic component embedded therein and a fabricating method thereof are disclosed. The packaging substrate structure comprises a core plate; a first built-up structure disposed on a surface of the core plate and comprising a first dielectric layer and a first circuit layer disposed on the first dielectric layer; a second built-up structure disposed on the first built-up structure, wherein a cavity is disposed in the second built-up structure to expose the first built-up structure; an electronic component disposed in the cavity, wherein the electronic component has an active surface having a plurality of electrode pads and an inactive surface facing the first built-up structure; and a solder mask disposed on the surfaces of the second built-up structure and the electronic component, and having a plurality of first openings to expose the electrode pads of the electronic component.Type: ApplicationFiled: August 28, 2008Publication date: March 5, 2009Applicant: Phoenix Precision Technology CorporationInventor: Shih-Ping Hsu
-
Publication number: 20090051015Abstract: For a multi-terminal semiconductor package, such as a BGA or a CSP, that handles high-speed differential signals, a high-speed signal is assigned to the innermost located electrode pad on an interposer substrate, and the electrode pad is connected to the outermost located ball pad on the interposer substrate. With this arrangement, the length of a plating stub can be considerably reduced, and the adverse affect on a signal waveform can be minimized. This arrangement is especially effective for differential signal lines.Type: ApplicationFiled: October 22, 2008Publication date: February 26, 2009Applicant: CANON KABUSHIKI KAISHAInventor: Tohru Ohsaka
-
Publication number: 20090051045Abstract: A semiconductor package apparatus comprises: at least one semiconductor chip; and a circuit board on which the semiconductor chip is installed, wherein at least one conductive plane for improving power and/or ground characteristics is positioned on a side of the semiconductor chip. In this manner, fabrication cost for the semiconductor package apparatus can be mitigated, and power and/or ground characteristics can be improved so as to readily control impedance of signal lines. As a result, reliability of the operation of the semiconductor package apparatus can be improved, and noise and malfunction can be prevented.Type: ApplicationFiled: July 30, 2008Publication date: February 26, 2009Applicant: Samsung Electronics Co., Ltd.Inventors: Sung-ho Mun, Sun-won Kang, Seung-duk Baek
-
Patent number: 7485560Abstract: An amorphous silicon (Si) film is taken to form a metal silicide of Si—Al(aluminum) under a high temperature. Al atoms is diffused into the amorphous Si film for forming the metal silicide of Si—Al as nucleus site. Then through heating and annealing, a microcrystalline or nano-crystalline silicon thin film is obtained. The whole process is only one process and is done in only one reacting chamber.Type: GrantFiled: November 22, 2006Date of Patent: February 3, 2009Assignee: Atomic Energy Council - Institute of Nuclear Energy ResearchInventors: Tsun-Neng Yang, Shan-Ming Lan
-
Publication number: 20090020870Abstract: An electronic device (1) is provided with a wiring board (2) and a semiconductor chip (5). The wiring board (2) is provided with a first resin layer (3a) and a second resin layer (3b) stacked one over another by having a wiring (4) in between. The semiconductor chip (5) has bumps (6) on one side and is connected with the wiring (4) by entering into the first resin layer (3a) to bring the bumps (6) into contact with the wiring (4). The first resin layer (3a) includes a thermoplastic resin, and the second resin layer (3b) has an elasticity of 1 GPa or higher at a melting point of the first resin layer (3a).Type: ApplicationFiled: March 14, 2006Publication date: January 22, 2009Inventors: Shinji Watanabe, Yukio Yamaguti
-
Publication number: 20090008797Abstract: A rerouting element for a semiconductor device that includes a dielectric film that carries conductive vias, conductive elements, and contact pads. The conductive vias are positioned at locations that correspond to the locations of bond pads of a semiconductor device with which the rerouting element is to be used. The conductive elements, which communicate with corresponding conductive vias, reroute the bond pad locations to corresponding contact pad locations adjacent to one peripheral edge or two adjacent peripheral edges of the rerouted semiconductor device. The rerouting element is particularly useful for rerouting centrally located bond pads of a semiconductor device, as well as for rerouting the peripheral locations of bond pads of a semiconductor device to one or two adjacent peripheral edges thereof. Methods for designing and using the rerouting element are also disclosed, as are semiconductor device assemblies including one or more rerouting elements.Type: ApplicationFiled: September 9, 2008Publication date: January 8, 2009Applicant: MICRON TECHNOLOGY, INC.Inventors: David J. Corisis, Jerry M. Brooks, Matt E. Schwab, Tracy V. Reynolds
-
Publication number: 20090001604Abstract: An oxide layer and a metal layer composed of a gold- or platinum-group metal are formed in the stated order on a substrate. A wiring body having a wiring layer, insulating layer, via, and electrode is formed on the metal layer. A semiconductor element is then connected as a flip chip via solder balls on the wiring body electrode, and underfill is introduced between the semiconductor element and the wiring body. Subsequently, a sealing resin layer is formed so as to cover the semiconductor element and the surface of the wiring body on which the semiconductor element is mounted, thus producing a semiconductor package. A high-density, detailed, thin semiconductor package can thereby be realized.Type: ApplicationFiled: March 1, 2006Publication date: January 1, 2009Inventors: Daisuke Tanaka, Shintaro Yamamichi, Hideya Murai, Tadanori Shimoto, Kaichirou Nakano, Katsumi Maeda, Katsumi Kikuchi, Yoichiro Kurita, Kouji Soejima
-
Publication number: 20080308923Abstract: A multilayer chip carrier with increased space for power distribution PTHs and reduced power-related noise. In a multilayer chip carrier with two signal redistribution fanout layers, in addition to signal escape from near-edge signal pads at the first fanout layer, remaining signal pads are moved closer to the edge of the chip footprint. At the voltage layer below the first fanout layer, the remaining signal pads are moved again, closer to the edge of the chip footprint. In the second fanout layer, below the voltage layer, the remaining signal pads escape. The region where signal pads are moved provides increased space for power PTHs.Type: ApplicationFiled: August 6, 2008Publication date: December 18, 2008Inventors: Jean Audet, Irving Memis
-
Publication number: 20080303130Abstract: A package on package structure includes a first chip package, a second chip package and a conductive film. The first chip package has a portion of first conductive lead which is exposed to the encapsulation body of the first chip package. The conductive film is arranged between the first chip package and the second chip package to adhere to them and electrically connect the first conductive lead and the second chip package. The above-mentioned package on package structure can improve short-circuit phenomenon between leads.Type: ApplicationFiled: January 7, 2008Publication date: December 11, 2008Inventor: Chin-Ti Chen
-
Patent number: 7459795Abstract: Resilient spring contacts for use in wafer test probing are provided that can be manufactured with a very fine pitch spacing and precisely located on a support substrate. The resilient contact structures are adapted for wire bonding to an electrical circuit on a space transformer substrate. The support substrates with attached spring contacts can be manufactured together in large numbers and diced up and tested before attachment to a space transformer substrate to improve yield. The resilient spring contacts are manufactured using photolithographic techniques to form the contacts on a release layer, before the spring contacts are epoxied to the support substrate and the release layer removed. The support substrate can be transparent to allow alignment of the contacts and testing of optical components beneath. The support substrate can include a ground plane provided beneath the spring contacts for improved impedance matching.Type: GrantFiled: August 19, 2004Date of Patent: December 2, 2008Assignee: FormFactor, Inc.Inventors: Benjamin N. Eldridge, Bruce Jeffrey Barbara
-
Patent number: 7459781Abstract: To pick and place standard dies on a new base for obtaining an appropriate and wider distance between dies than the original distance of dies on a wafer. The package structure has a larger size of balls array than the size of the die by fan out type package. Moreover, the die may be packaged with passive components or other dies with a side by side structure or a stacking structure.Type: GrantFiled: December 3, 2003Date of Patent: December 2, 2008Inventors: Wen-Kun Yang, Wen-Pin Yang, Shih-Li Chen
-
Publication number: 20080290510Abstract: A microelectronic package having integrated circuits is provided. The microelectronic package includes multiple dielectric laminate layers, copper circuitry between the dielectric laminate layers where the copper circuitry includes circuit traces, and ball grid arrays/land grid arrays operatively connected to the copper circuitry such that conduction occurs. Further, proximate to the connection of the copper circuitry and the ball grid arrays/land grid arrays, a protective copper tongue is below an extension of the circuit traces, such that the protective copper tongue prevents the circuit traces from being affected by cracking propagated in the dielectric laminate layers or the ball grid arrays/land grid arrays.Type: ApplicationFiled: May 23, 2007Publication date: November 27, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jean Audet, Anson J. Call, Steven P. Ostrander, Douglas O. Powell, Roger D. Weekly
-
Publication number: 20080284020Abstract: The method includes providing a patterned structure in a process chamber, where the patterned structure contains a micro-feature formed in a dielectric material and a contact layer at the bottom of the micro-feature, and depositing a metal carbonitride or metal carbide film on the patterned structure, including in the micro-feature and on the contact layer. The method further includes forming an oxidation-resistant diffusion barrier by increasing the nitrogen-content of the deposited metal carbide or metal carbide film, depositing a Ru film on the oxidation-resistant diffusion barrier, and forming bulk Cu metal in the micro-feature. A semiconductor contact structure is described.Type: ApplicationFiled: May 14, 2007Publication date: November 20, 2008Applicant: TOKYO ELECTRON LIMITEDInventor: Tadahiro ISHIZAKA
-
Publication number: 20080283878Abstract: Various apparatus and methods of monitoring endcap pullback are disclosed. In one aspect, an apparatus is provided that includes a substrate that has a plurality of semiconductor regions. Each of the plurality of semiconductor regions has a border with an insulating structure. A transistor is positioned in each of the plurality of semiconductor regions. Each of the transistors includes a gate that has a first lateral dimension and an end that has a position relative to its border. A voltage source is electrically coupled to the transistors whereby levels of currents flowing through the transistors are indicative of the positions of the ends of the gates relative to their borders.Type: ApplicationFiled: May 18, 2007Publication date: November 20, 2008Inventors: Srikanteswara Dakshina-Murthy, Chew Hoe Ang
-
Publication number: 20080284006Abstract: In a semiconductor device and a method of forming the same, the semiconductor device comprises: a first insulating layer on an underlying contact region of the semiconductor device, the first insulating layer having an upper surface; a first conductive pattern in a first opening through the first insulating layer, an upper portion of the first conductive pattern being of a first width, an upper surface of the first conductive pattern being recessed relative to the upper surface of the first insulating layer so that the upper surface of the first conductive pattern has a height relative to the underlying contact region that is less than a height of the upper surface of the first insulating layer relative to the underlying contact region; and a second conductive pattern contacting the upper surface of the first conductive pattern, a lower portion of the second conductive pattern being of a second width that is less than the first width.Type: ApplicationFiled: April 2, 2008Publication date: November 20, 2008Applicant: Samsung Electronics Co., Ltd.Inventors: Jongwon Hong, GeumJung Seong, Jongmyeong Lee, Hyunbae Lee, Bonghyun Choi
-
Publication number: 20080277793Abstract: A semiconductor device with improved moisture resistance and its manufacturing method as well as a manufacturing method of a semiconductor device which simplifies a manufacturing process and improves productivity are offered. This invention offers a CSP type semiconductor device and its manufacturing method that can prevent moisture and the like from infiltrating into it to attain high reliability by covering a side surface of a semiconductor chip with a thick protection layer. This invention also offers a highly productive manufacturing method of semiconductor devices by which a supporter bonded to semiconductor dice is etched from a back surface-side of the supporter so that the semiconductor devices can be separated without dicing.Type: ApplicationFiled: April 29, 2008Publication date: November 13, 2008Applicants: SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.Inventors: Takashi Noma, Hiroyuki Shinogi, Noboru Okubo
-
Publication number: 20080277776Abstract: A substrate includes a inorganic material base board has a recess and at least one penetration hole provided around the recess, and a semiconductor device accommodated in the recess and including at least one electrode pad provided on a surface of the semiconductor device. A resin filling is provided in the at least one penetration hole and has at least one through-hole for electrically connecting a top surface and a back surface of the resin filling. An insulating layer covers the surfaces of the semiconductor device, the resin filling and the inorganic material base board and has a first opening corresponding to the at least one through-hole and a second opening corresponding to the at least one electrode pad. A conductive wiring is formed on a surface of the insulating layer for electrically connecting the at least one through-hole and the at least one electrode pad.Type: ApplicationFiled: July 25, 2008Publication date: November 13, 2008Applicant: IBIDEN CO., LTD.Inventor: Ryo ENOMOTO
-
Patent number: 7449772Abstract: A chip-type electronic component includes a substrate, a common potential layer formed on an upper side of the substrate, an insulating film formed on the common potential layer, and provided to expose at least part of the common potential layer. At least one common potential electrode is provided on the exposed part of the common potential layer, and a plurality of conductors provided on the insulating film, each of the conductors forming a part of a thin-film circuit element. At least one columnar electrode is electrically connected to at least one of the conductors, and a sealing film is formed around the columnar electrode.Type: GrantFiled: May 17, 2007Date of Patent: November 11, 2008Assignee: Casio Computer Co., Ltd.Inventor: Yutaka Aoki
-
Publication number: 20080268655Abstract: The present invention is a method of manufacturing a semiconductor device from a layered body including: a semiconductor substrate; a high dielectric film formed on the semiconductor substrate; and an SiC-based film formed on a position upper than the high dielectric film, the SiC-based film having an anti-reflective function and a hardmask function. The present invention comprises a plasma-processing step for plasma-processing the SiC-based film and the high dielectric film to modify the SiC-based film and the high dielectric film by an action of a plasma; and a cleaning step for wet-cleaning the SiC-based film and the high dielectric film modified in the plasma-processing step to collectively remove the SiC-based film and the high dielectric film.Type: ApplicationFiled: November 29, 2005Publication date: October 30, 2008Inventors: Glenn Gale, Yoshihiro Hirota, Yusuke Muraki, Genji Nakamura, Masato Kushibiki, Naoki Shindo, Akitaka Shimizu, Shigeo Ashigaki, Yoshihiro Kato
-
Publication number: 20080265420Abstract: A method of forming a fully silicided semiconductor device with independent gate and source/drain doping and related device. At least some of the illustrative embodiments are methods comprising forming a gate stack over a substrate (the gate stack comprising a polysilicon layer and a blocking layer), and performing an ion implantation into an active region of the substrate adjacent to the gate stack (the blocking layer substantially blocks the ion implantation from the polysilicon layer).Type: ApplicationFiled: April 27, 2007Publication date: October 30, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Shaofeng Yu, Freidoon Mehrad, Jiong-Ping Lu
-
Publication number: 20080230922Abstract: A technique for mounting a plurality of electronic parts on one surface of a wiring substrate is provided.Type: ApplicationFiled: February 15, 2008Publication date: September 25, 2008Inventors: Chihiro Mochizuki, Hiroshi Kikuchi
-
Publication number: 20080230889Abstract: A semiconductor package that includes a substrate having a metallic back plate, an insulation body and a plurality of conductive pads on the insulation body, and a semiconductor die coupled to said conductive pads, the conductive pads including regions readied for direct connection to pads external to the package using a conductive adhesive.Type: ApplicationFiled: February 26, 2008Publication date: September 25, 2008Inventor: Martin Standing