Geometry Of Lead Frame (epo) Patents (Class 257/E23.043)
-
Patent number: 10998118Abstract: The present disclosure discloses a PCB winding transformer and a coil board thereof. The PCB winding transformer comprises a coil board and a magnetic core. The coil board includes a primary coil and a secondary coil. The primary coil and the secondary coil are wound around a magnetic core column of the magnetic core. At least two via holes which correspond to the primary coil and the secondary coil respectively are disposed in the coil board. In the primary coil and the secondary coil, the via hole corresponding to the coil with less turns is disposed between an inner side of the coil with more turns and the magnetic core column.Type: GrantFiled: December 18, 2017Date of Patent: May 4, 2021Assignee: DELTA ELECTRONICS (SHANGHAI) CO., LTD.Inventors: Haibin Song, Zengyi Lu, Jinfa Zhang, Shiwei Liu, Jian Zhou, Daofei Xu, Jianwei Song
-
Patent number: 10395971Abstract: An apparatus includes a lead frame, a dam and adhesive on portions of the lead frame, and an integrated circuit die having a portion on the dam and another portion on the adhesive. The lead frame can include two portions, or two lead frames. The dam can bridge a space between the two lead frames. The dam can be smaller than the integrated circuit die in at least a width dimension of the dam relative to a width dimension of the integrated circuit die, providing that the integrated circuit die overhangs the dam on each side of the width dimension of the dam. Adhesive is located between the integrated circuit die and each lead frame, adjacent to and on each side of the dam. The dam prevents adhesive from spreading into the space between the lead frames.Type: GrantFiled: December 22, 2017Date of Patent: August 27, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Chang-Yen Ko, Chung-Ming Cheng, Megan Chang, Chih-Chien Ho
-
Patent number: 9941233Abstract: An electronic device includes an electronic element, a plurality of first sub-electrodes arrayed in a first direction, a plurality of second sub-electrodes arrayed in a second direction that is orthogonal to the first direction, a dummy electrode, and a sealing resin. The sealing resin has a resin back surface from which the plurality of first sub-electrodes, the plurality of second sub-electrodes and the dummy electrode are exposed. The plurality of second sub-electrodes are located further in the first direction than any of the plurality of first sub-electrodes. The plurality of first sub-electrodes are located further in the second direction than any of the plurality of second sub-electrodes. The dummy electrode is located further in the first direction than any of the plurality of first sub-electrodes, and is located further in the second direction than any of the plurality of second sub-electrodes.Type: GrantFiled: July 1, 2015Date of Patent: April 10, 2018Assignee: ROHM CO., LTD.Inventors: Hiroaki Matsubara, Yasumasa Kasuya, Taro Nishioka
-
Patent number: 9741643Abstract: A leadframe strip for use in making leaded integrated circuit packages includes a plurality of integrally connected leadframes that each have a die attach pad and first and second dam bars located adjacent to opposite first and second sides of the die attach pad, respectively. A plurality of continuous lead structures extend, uninterrupted by other structure, between opposing ones of the dam bars of horizontally adjacent leadframes. The plurality of integrally connected leadframes are arranged in a plurality of vertical columns, wherein die attach pads in one vertical column are vertically offset from die attach pads in adjacent vertical columns.Type: GrantFiled: January 22, 2016Date of Patent: August 22, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Lee Han Meng@Eugene Lee, Anis Fauzi bin Abdul Aziz, Sueann Lim Wei Fen
-
Patent number: 9741495Abstract: A solid electrolytic capacitor comprising a capacitor element disposed on an insulating substrate, in which a positive electrode lead-out structure electrically connected to a positive electrode member of the capacitor element comprises a first positive electrode connection member disposed on the insulating substrate, a positive electrode terminal disposed on the insulating substrate, a pillow member configured to electrically connect the positive electrode member to the first positive electrode connection member, and a positive electrode bonding member. The first positive electrode connection member has a recessed portion or a through hole. The positive electrode bonding member partially enters the recessed portion or the through hole, and is in contact with an edge of a bottom surface of the pillow member at a position above the recessed portion or the through hole, or at the nearby position.Type: GrantFiled: March 19, 2015Date of Patent: August 22, 2017Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventor: Eizo Fujii
-
Patent number: 9444445Abstract: In one embodiment, a power switch driving circuit can include: (i) an upper switch having a first power terminal coupled to a voltage source, and a second power terminal coupled to a driving signal; (ii) a lower switch having a first power terminal coupled to the driving signal, and a second power terminal coupled to a first voltage level, where the first voltage level is higher than a first ground potential; (iii) an upper switch driving sub circuit configured to receive a control signal, and to drive the upper switch in response thereto; and (iii) a lower switch driving sub circuit configured to receive the control signal, and to drive the lower switch in response thereto, where the upper and lower switch driving sub circuits are coupled to a second ground potential.Type: GrantFiled: August 6, 2014Date of Patent: September 13, 2016Assignee: Silergy Semicoductor Technology (Hangzhou) LTDInventors: Wei Chen, Xiaoru Xu
-
Patent number: 9041188Abstract: An axially-mountable device includes a semiconductor chip comprising lower and upper electrical contacts. A lower die pad is electrically and mechanically connected to the lower electrical contact of the chip. An upper die pad is electrically and mechanically connected to the upper electrical contact of the chip. A first axially extending electrical lead is electrically and mechanically connected to the upper die pad and extends in a first axial direction. A second axially extending electrical lead is electrically and mechanically connected to the lower die pad and extends in a second axial direction that is opposite to the first axial direction. Packaging material encapsulates the semiconductor chip, the upper and lower die pads and a portion of the first and second axially extending leads. The first and second leads extend from the packaging material and are adapted to allow the device to be axially-mounted with another electrical component.Type: GrantFiled: November 10, 2012Date of Patent: May 26, 2015Assignee: VISHAY GENERAL SEMICONDUCTOR LLCInventors: Wan-Lan Chiang, Chih-Ping Peng, Hui-Ying Ding
-
Patent number: 9035436Abstract: A semiconductor device is disclosed. The semiconductor device has a semiconductor chip, an island having an upper surface to which the semiconductor chip is bonded, a lead disposed around the island, a bonding wire extended between the surface of the semiconductor chip and the upper surface of the lead, and a resin package sealing the semiconductor chip, the island, the lead, and the bonding wire, while the lower surface of the island and the lower surface of the lead are exposed on the rear surface of the resin package, and the lead is provided with a recess concaved from the lower surface side and opened on a side surface thereof.Type: GrantFiled: April 21, 2014Date of Patent: May 19, 2015Assignee: ROHM CO., LTD.Inventors: Akihiro Koga, Taro Nishioka
-
Patent number: 9029903Abstract: A light emitting diode package including a package body with a cavity, a plurality of light emitting diode (LED) chips in the cavity, a plurality of wires connected to the plurality of LED chips, and a plurality of lead frames in the package body, wherein the lead frames comprise a first lead frame electrically connected to a first electrode of a first LED chip, a second lead frame electrically connected to a second electrode of the first LED chip and a second electrode of a second LED chip, a third lead frame electrically connected to a first electrode of the second LED chip, and fourth lead frame electrically connected to a second electrode of a third LED chip. Further, ends of the lead frames are exposed outside of the package body and penetrate the package body, and the first electrodes are P electrodes and the second electrodes are N electrodes.Type: GrantFiled: June 10, 2013Date of Patent: May 12, 2015Assignee: LG Innotek Co., Ltd.Inventor: Won-Jin Son
-
Patent number: 9006869Abstract: A light emitting device package is provided comprising a light emitting device including at least one light emitting diode and a body including a first lead frame on which the light emitting device is mounted and a second lead frame spaced apart from the first lead frame, wherein at least one of the first and second lead frames is extending to a bending region in a first direction by a predetermined length on the basis of an outer surface of the body and is bent in a second direction intersecting the first direction.Type: GrantFiled: June 30, 2011Date of Patent: April 14, 2015Assignee: LG Innotek Co., Ltd.Inventor: JaeJoon Yoon
-
Patent number: 8975738Abstract: A structure may include a spacer element overlying a first portion of a first surface of a substrate; first terminals at a second surface of the substrate opposite the first surface; and second terminals overlying a third surface of the spacer element facing away from the first surface. Traces extend from the second terminals along an edge surface of the spacer element that extends from the third surface towards the first surface, and may be electrically coupled between the second terminals and the first terminals or electrically conductive elements at the first surface. The spacer element may at least partially define a second portion of the first surface, which is other than the first portion and has an area sized to accommodate an entire area of a microelectronic element. Some of the conductive elements are at the second portion and may permit connection with such microelectronic element.Type: GrantFiled: November 12, 2012Date of Patent: March 10, 2015Assignee: Invensas CorporationInventors: Belgacem Haba, Ilyas Mohammed
-
Patent number: 8963300Abstract: A semiconductor device includes a leadframe, a semiconductor chip, a packaging compound. The leadframe has a pad with straps. Leads on the leadframe include first and second portions. The pad, the straps, and the leads have a mechanically rough surface. The semiconductor chip is attached to the pad and wire bonded to the first lead portions. A packaging compound encapsulates the chip, the pad, the straps, the bonding wires and the first lead portions. The second lead portions are left un-encapsulated. The strap ends are exposed on the surface of the package. At least one of the straps includes a portion adjacent to the exposed end. This portion having a mechanically smooth surface transitioning by a step into the rough surface of the remainder of the strap.Type: GrantFiled: October 30, 2013Date of Patent: February 24, 2015Assignee: Texas Instruments IncorporationInventor: Donald C. Abbott
-
Patent number: 8933481Abstract: A lead frame assembly includes a surrounding frame and a plurality of lead frame sets arranged in a matrix. Each lead frame set includes spaced-apart first and second lead frames and a connecting structure interconnecting one of the lead frame sets to an adjacent lead frame set. Each lead frame set is further connected to the surrounding frame through the connecting structure thereof. A plurality of insulated bars are spacedly formed on a lead frame panel. Each insulated bar covers a corresponding row of the lead frame sets and exposes bottom surfaces of the first and second lead frames. Each insulated bar further covers portions of the surrounding frame that are adjacent to two opposite outermost ones of the lead frame sets.Type: GrantFiled: March 26, 2013Date of Patent: January 13, 2015Assignees: Lite-On Electronics (Guangzhou) Limited, Lite-On Technology Corp.Inventors: Chiou-Yueh Wang, Chen-Hsiu Lin, Shih-Chang Hsu
-
Patent number: 8921985Abstract: A semiconductor device includes: a semiconductor chip including a main surface electrode; a first mounting lead; a second mounting lead; a connection lead which overlaps with the main surface electrode, the first mounting lead and the second mounting lead when viewed in a thickness direction of the semiconductor chip and makes electrical conduction between the main surface electrode, the first mounting lead and the second mounting lead; and a resin portion which covers the semiconductor chip, the first mounting lead and the second mounting lead, wherein the resin portion has a resin bottom lying on the same plane as a bottom of the first mounting lead and a bottom of the second mounting lead.Type: GrantFiled: January 10, 2012Date of Patent: December 30, 2014Assignee: Rohm Co., Ltd.Inventor: Koshun Saito
-
Patent number: 8912046Abstract: A method of manufacture of an integrated circuit packaging system includes: forming signal contacts; forming a power bar having a power bar terminal, the power bar terminal formed in a staggered position relative to the signal contacts; depositing a terminal pad on the power bar terminal; depositing a contact pad on one of the signal contacts; coupling an integrated circuit die to the power bar terminal and the signal contacts; and forming a package body on the integrated circuit die.Type: GrantFiled: October 28, 2011Date of Patent: December 16, 2014Assignee: STATS ChipPAC Ltd.Inventors: Emmanuel Espiritu, Henry Descalzo Bathan, Zigmund Ramirez Camacho
-
Patent number: 8898894Abstract: A welding system component includes a circuit board for the welding system component. An interface has a main riser portion with a fastener passageway formed therethrough. The interface has an extension portion with a terminal passageway formed therethrough. The extension portion is electrically connected to the circuit board with a terminal disposed in the terminal passageway. The extension portion is spaced away from a surface of the circuit board. A capacitor is electrically connected to the main riser portion with a fastener disposed in the fastener passageway.Type: GrantFiled: March 7, 2013Date of Patent: December 2, 2014Assignee: Lincoln Global, Inc.Inventors: George Koprivnak, Robert Dodge, Jeremie Buday, David Perrin
-
Patent number: 8872190Abstract: A semiconductor device including a plurality of source pads, a plurality of drain fingers, a plurality of gate fingers, a drain combiner connected to the plurality of drain fingers, and a gate combiner connected to the plurality of gate fingers. The plurality of source pads generally comprises a pair of end source pads and one or more inner source pads. Each end source pad is configured to have added inductance. Each of the drain fingers is generally disposed between two of the plurality of source pads. Each of the gate fingers is generally disposed between a respective source pad and a respective drain finger.Type: GrantFiled: October 4, 2012Date of Patent: October 28, 2014Assignee: M/A-COM Technology Solutions Holdings, Inc.Inventors: Alan C. Young, Simon J. Mahon
-
Patent number: 8866296Abstract: A semiconductor device includes: a semiconductor chip with a plurality of electrode pads disposed at a top surface thereof; a plurality of thin film terminals set apart from one another via respective separator portions, which are located below a bottom surface of the semiconductor chip; an insulating layer disposed between the semiconductor chip and the thin-film terminals; connecting members that connect the electrode pads at the semiconductor chip with the thin-film terminals respectively and a resin layer disposed so as to cover the semiconductor chip, the plurality of thin-film terminals exposed at the semiconductor chip, the separator portions and the connecting members.Type: GrantFiled: June 24, 2009Date of Patent: October 21, 2014Assignee: AOI Electronics Co., Ltd.Inventors: Takashi Yamaji, Takaaki Kato
-
Patent number: 8859338Abstract: A method of manufacturing a semiconductor device includes a sealing step of sealing an inner lead of a lead frame with a resin, and a bending step of bending a target bending region in which a stress by bending is not applied to a resin burr generated in the sealing step.Type: GrantFiled: February 21, 2013Date of Patent: October 14, 2014Assignee: Mitsubishi Electric CorporationInventor: Ken Sakamoto
-
Patent number: 8841781Abstract: A chip having a bump layout suitable for the chip on glass technology and a driving IC includes a plurality of first bumps and a plurality of second bumps for electrically connecting to a glass substrate of a displayer. The first and second bumps are disposed on a surface of the chip and near two opposite long sides of the chip respectively. The ratio of the total contacting area of the first bumps to that of the second bumps is between 0.8 and 1.2. Thus, a pressure applied on the chip and the glass substrate of the displayer for connection can be uniformly exerted all over the chip, and the stability of the connection is therefore improved.Type: GrantFiled: October 5, 2011Date of Patent: September 23, 2014Assignee: HannStar Display Corp.Inventors: Pao-Yun Tang, Wei-Hao Sun
-
Patent number: 8836106Abstract: In a QFN that includes a die pad, a semiconductor chip mounted on the die pad, a plurality of leads arranged around the semiconductor chip, a plurality of wires that electrically connect the plurality of electrode pads of the semiconductor chip with the plurality of leads, respectively, and a sealing member sealing the semiconductor chip and the plurality of wires, first and second step portions are formed at shifted positions on the left and right sides of each of the leads to make the positions of the first and second step portions shifted between the adjacent leads. As a result, the gap between the leads is narrowed, thereby achieving the miniaturization or the increase in the number of pins of the QFN.Type: GrantFiled: December 3, 2012Date of Patent: September 16, 2014Assignee: Renesas Electronics CorporationInventor: Masato Numazaki
-
Patent number: 8829692Abstract: One embodiment is a packaged device having multiple layers. Another embodiment is a method of forming a packaged device having multiple layers. Conductive layers and insulating layers can be formed with openings exposing semiconductor devices. The semiconductor devices can be wire-bonded to the conductive layers. In some embodiments, parasitic effects and a relative footprint of the packaged device can be reduced.Type: GrantFiled: September 4, 2012Date of Patent: September 9, 2014Assignee: Rolls-Royce CorporationInventors: Kaushik Rajashekara, Ruxi Wang, Zheng Chen, Dushan Boroyevich
-
Patent number: 8829561Abstract: The present invention relates to an LED device, which includes a metallic frame, an LED chip, and a packaging body. The metallic frame includes a first lead frame and a second lead frame. The first lead frame has a protruding portion extending toward the second lead frame, while the second lead frame has a notch formed correspondingly to the protruding portion. An electrically insulated region is cooperatively defined by the first and second lead frames. The metallic frame defines at least one blind hole in proximate to the electrically insulated region. The LED chip is electrically connected to the first and second lead frames. The packaging body has a base portion encapsulating the metallic frame and a light-permitting portion arranged above the LED chip.Type: GrantFiled: September 14, 2012Date of Patent: September 9, 2014Assignees: Lite-On Electronics (Guangzhou) Limited, Lite-On Technology CorporationInventors: Chen-Hsiu Lin, Yi-Chien Chang
-
Patent number: 8816480Abstract: The electronic device package includes a package substrate including a frame portion and a cantilever portion surrounded by the frame portion, at least one semiconductor chip mounted on the cantilever portion, and a molding member disposed on the package substrate to cover the at least one semiconductor chip. The cantilever portion has a first edge connected to the frame portion and declines from the first edge toward a second edge located opposite to the first edge. Related methods are also provided.Type: GrantFiled: December 18, 2012Date of Patent: August 26, 2014Assignee: SK Hynix Inc.Inventor: Tae Jim Kang
-
Patent number: 8778739Abstract: A method of manufacturing a lead frame, includes forming a rectangular first dimple includes, first inclined side surfaces inclined to a depth direction, and arranged in two opposing sides in one direction, and standing side surfaces standing upright to a depth direction, and arranged in two opposing sides in other direction, on a backside of a die pad by a first stamping, and forming a second dimple having second inclined side surfaces inclined on the backside of the die pad by a second stamping, such that a second inclined side surfaces of the second dimple are arranged in side areas of the standing side surfaces of the first dimple, wherein the standing side surfaces are transformed into reversed inclined side surfaces inclined to a reversed direction to the first inclined side surfaces, and a front side of the die pad is semiconductor element mounting surface.Type: GrantFiled: January 28, 2013Date of Patent: July 15, 2014Assignee: Shinko Electric Industries Co., Ltd.Inventor: Hitoshi Miyao
-
Patent number: 8772923Abstract: A semiconductor device includes: leads (5) in each of which a cutout (5a) is formed; a die pad (11); a power element (1) held on the die pad (11); and a package (6) made of a resin material, and configured to encapsulate inner end portions of the leads (5), and the die pad (11) including the power element (1). The cutout (5a) is located in a region of each of the leads (5) including a portion of the lead (5) located at a boundary between the lead (5) and the package (6), and is filled with a resin material.Type: GrantFiled: January 19, 2012Date of Patent: July 8, 2014Assignee: Panasonic CorporationInventor: Masanori Minamio
-
Patent number: 8754518Abstract: A semiconductor device includes a package substrate having a plurality of conductive elements, each of the conductive elements including a conductive trace and a bond finger positioned at an end of the conductive trace. The bond fingers can be arranged on the package substrate in at least three groups. A first group of the three groups can include a first number of the bond fingers. A third group of the three groups can include a third number of the bond fingers. A second group of the three groups can include an intermediate number of the bond fingers. The intermediate number is between the first and the third numbers. Spacing between the conductive elements along the length of the conductive elements is approximately the same.Type: GrantFiled: January 22, 2013Date of Patent: June 17, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Burton J. Carpenter, Derek S. Swanson
-
Patent number: 8742552Abstract: The semiconductor device according to the present invention includes a semiconductor chip, an island having an upper surface to which the semiconductor chip is bonded, a lead arranged around the island, a bonding wire extended between the surface of the semiconductor chip and the upper surface of the lead, and a resin package collectively sealing the semiconductor chip, the island, the lead and the bonding wire, while the lower surface of the island and the lower surface of the lead are exposed on the rear surface of the resin package, and the lead is provided with a recess concaved from the lower surface side and opened on a side surface thereof.Type: GrantFiled: June 28, 2013Date of Patent: June 3, 2014Assignee: Rohm Co., Ltd.Inventors: Akihiro Koga, Taro Nishioka
-
Patent number: 8736042Abstract: A semiconductor package configured to attain a thin profile and low moisture sensitivity. Packages of this invention can include a semiconductor die mounted on a die attachment site of a leadframe and further connected with a plurality of elongate I/O leads arranged about the die attach pad and extending in said first direction. The leadframe having an “up-set” bonding pad arranged with a bonding support for supporting a plurality of wire bonds and a large mold flow aperture in the up-set bonding pad. The package encapsulated in a mold material that surrounds the bonding support and flows through the large mold flow aperture to establish well supported wire bonds such that the package has low moisture sensitivity.Type: GrantFiled: December 13, 2011Date of Patent: May 27, 2014Assignee: National Semiconductor CorporationInventors: Felix C. Li, Yee Kim Lee, Peng Soon Lim, Terh Kuen Yii, Lee Han Meng@Eugene Lee
-
Patent number: 8722468Abstract: A semiconductor encapsulation comprises a lead frame further comprising a chip carrier and a plurality of pins in adjacent to the chip carrier. A plurality of grooves opened from an upper surface of the chip carrier partially dividing the chip carrier into a plurality of chip mounting areas. A bottom portion of the grooves is removed for completely isolate each chip mounting area, wherein a width of the bottom portion of the grooves removed is smaller than a width of the grooves. In one embodiment, a groove is located between the chip carrier and the pins with a bottom portion of the groove removed for isolate the pins from the chip carrier, wherein a width of the bottom of the grooves removed is smaller than a width of the grooves.Type: GrantFiled: July 25, 2013Date of Patent: May 13, 2014Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yan Xun Xue, Anup Bhalla, Jun Lu
-
Patent number: 8710675Abstract: An integrated circuit package system includes a first integrated circuit die having die pads only adjacent a single edge of the first integrated circuit die, forming first bonding lands adjacent the single edge, connecting the die pads and the first bonding lands, and encapsulating the die pads and a portion of the first bonding lands to form a first package.Type: GrantFiled: February 21, 2007Date of Patent: April 29, 2014Assignee: Stats Chippac Ltd.Inventors: Young Cheol Kim, Koo Hong Lee
-
Patent number: 8710645Abstract: Using side-wall conductor leads insulated by side-wall insulators to form package level conductor leads for active circuits manufactured on silicon substrate, the preferred embodiments of the present invention significantly reduces the areas of surface mount package chips. Besides area reduction, these methods also provide significant cost saving and reduction in parasitic impedance.Type: GrantFiled: January 13, 2010Date of Patent: April 29, 2014Inventor: Jeng-Jye Shau
-
Patent number: 8674487Abstract: A semiconductor package with a die pad, a die disposed on the die pad, and a first lead disposed about the die pad. The first lead includes a contact element, an extension element extending substantially in the direction of the die pad, and a concave surface disposed between the contact element and the extension element. A second lead having a concave surface is also disposed about the die pad. The first lead concave surface is opposite in direction to the second lead concave surface.Type: GrantFiled: March 15, 2012Date of Patent: March 18, 2014Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Lin-Wang Yu, Ping-Cheng Hu, Che-Chin Chang, Yu-Fang Tsai
-
Patent number: 8659131Abstract: The present invention relates to structure and manufacture method for multi-row lead frame and semiconductor package, the method characterized by forming a pad portion on a metal material (first step); performing a surface plating process or organic material coating following the first pattern formation (second step); forming a second pattern on the metal material (third step); and packaging a semiconductor chip following the second pattern formation (fourth step), whereby an under-cut phenomenon is minimized by applying a gradual etching.Type: GrantFiled: September 25, 2009Date of Patent: February 25, 2014Assignee: LG Innotek Co., Ltd.Inventors: Ji Yun Kim, Hyun Sub Shin, Sung Won Lee, Hyung Eui Lee, Yeong Uk Seo, Sung Wuk Ryu, Hyuk Soo Lee
-
Patent number: 8659135Abstract: A semiconductor stack and a semiconductor base device with a wiring substrate and an intermediate wiring board for a semiconductor device stack is disclosed. In one embodiment, a semiconductor chip is arranged between the intermediate wiring board and the wiring substrate, which is electrically connected by way of the wiring substrate on the one hand to external contacts on the underside of the wiring substrate and on the other hand to contact terminal areas in the edge regions of the wiring substrate. The intermediate wiring board has angled-away external flat conductors, which are electrically connected in the contact terminal areas of the wiring board. Furthermore, on the upper side of the intermediate wiring board, arranged on the free ends of the internal flat conductors are external contact terminal areas, which correspond in size and arrangement to external contacts of a semiconductor device to be stacked.Type: GrantFiled: July 21, 2005Date of Patent: February 25, 2014Assignee: Infineon Technologies AGInventors: Michael Bauer, Ulrich Bachmaier, Robert-Christian Hagen, Jens Pohl, Rainer Steiner, Hermann Vllsmeler, Holger Woerner, Bernhard Zuhr
-
Patent number: 8643158Abstract: A semiconductor package is assembled using first and second lead frames. The first lead frame includes a die flag and the second lead frame includes lead fingers. When the first and second lead frames are mated, the lead fingers surround the die flag. Side surfaces of the die flag are partially etched to form an extended die attach surface on the die flag, and portions of the top surface of each of the lead fingers also are partially etched to form lead finger surfaces that are complementary with the etched side surfaces of the die flag. A semiconductor die is attached to the extended die attach surface and bond pads of the semiconductor die are electrically connected to the lead fingers. An encapsulating material covers the die, electrical connections, and top surfaces of the die flag and lead fingers.Type: GrantFiled: March 7, 2012Date of Patent: February 4, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Peng Liu, Qingchun He, Ping Wu
-
Patent number: 8637976Abstract: A semiconductor device in which a semiconductor chip, a lead frame and metal wires for electrically connecting the lead frame are sealed with sealing resin. The lead frame has a plurality of lead terminal portions, a supporting portion for supporting the semiconductor chip, and hanging lead portions supporting the supporting portion. Each of the lead terminal portions adjacent to the hanging lead portion is a chamfered lead terminal portion having, at its head, a chamfered portion formed substantially in parallel with the hanging lead portion so as to avoid interference with the hanging lead portion.Type: GrantFiled: March 15, 2013Date of Patent: January 28, 2014Assignee: Rohm Co., Ltd.Inventor: Kazutaka Shibata
-
Patent number: 8610254Abstract: Apparatuses are disclosed, such as those involving integrated circuit packaging. In one embodiment, a chip package includes: an encapsulation having a top surface and a bottom surface facing away from the top surface. The package further includes a leadframe including a plurality of leads. Each of the leads includes an exposed portion exposed through one of edges of the bottom surface of the encapsulation. The exposed portion has a length. At least one of exposed portions positioned along one of the edges of the bottom surface of the encapsulation has a length different from other exposed portions along the edge. The package can also include a dummy pad exposed through a corner of the bottom surface. The configuration can enhance solder joint reliability of the package when the package is attached to a printed circuit board.Type: GrantFiled: March 1, 2013Date of Patent: December 17, 2013Assignee: Analog Devices, Inc.Inventor: Ying Zhao
-
Patent number: 8592967Abstract: A semiconductor apparatus comprising an integrated semiconductor circuit device having pluralities of electrode pads, pluralities of first external terminals connected to the electrode pads of the integrated semiconductor circuit device, an inductor disposed in a region surrounded by the first external terminals, and a resin portion sealing them, the integrated semiconductor circuit device being arranged on an upper surface of the inductor, and the inductor being exposed from a lower surface of the resin portion together with the first external terminals.Type: GrantFiled: January 28, 2010Date of Patent: November 26, 2013Assignee: Hitachi Metals, Ltd.Inventor: Tohru Umeno
-
Patent number: 8587098Abstract: A method for manufacturing an integrated circuit package system includes: providing a leadframe; forming a protruding pad on the leadframe; attaching a die to the leadframe; electrically connecting the die to the leadframe; and encapsulating at least portions of the leadframe, the protruding pad, and the die in an encapsulant.Type: GrantFiled: June 6, 2011Date of Patent: November 19, 2013Assignee: Stats Chippac Ltd.Inventors: Seng Guan Chow, Ming Ying, Il Kwon Shim, Roger Emigh
-
Patent number: 8586857Abstract: A combined diode, lead assembly incorporating two expansion joints. The combined diode, lead assembly incorporating two expansion joints includes a diode having a first diode terminal and a second diode terminal, a first conductor and a second conductor. The first conductor includes a first terminal that is electrically coupled to the diode at the first diode terminal and a second terminal that is configured as a first expansion joint, which is configured to electrically couple to a first interconnecting-conductor and is configured to reduce a stress applied to the diode by the first conductor. The second conductor includes a first terminal that is electrically coupled to the diode at the second diode terminal and a second terminal that is configured as a second expansion joint, which is configured to electrically couple to a second interconnecting-conductor and is configured to reduce a stress applied to the diode by the second conductor.Type: GrantFiled: November 4, 2008Date of Patent: November 19, 2013Assignee: MiasoleInventors: Shawn Everson, Steven T. Croft, Whitfield G. Halstead, Jason S. Corneille
-
Patent number: 8575744Abstract: A semiconductor device includes a semiconductor element and a lead frame. The lead frame includes a first lead, a second lead, a third lead, a fourth lead, and a fifth lead placed parallel to one another. The first and second leads are placed adjoining to each other and constitute a first lead group, and the third and fourth leads are placed adjoining to each other and constitute a second lead group. The spacing between the first lead group and the fifth lead, the spacing between the second lead group and the fifth lead, and the spacing between the first lead group and the second lead group are larger than the spacing between the first lead and the second lead and the spacing between the third lead and the fourth lead.Type: GrantFiled: November 3, 2010Date of Patent: November 5, 2013Assignee: Panasonic CorporationInventors: Seiji Fujiwara, Zhuoyan Sun, Atsushi Watanabe
-
Patent number: 8571229Abstract: A semiconductor device includes at least a die carried by a substrate, a plurality of bond pads disposed on the die, a plurality of conductive components, and a plurality of bond wires respectively connected between the plurality of bond pads and the plurality of conductive components. The plurality of bond pads respectively correspond to a plurality of signals, and include a first bond pad configured for transmitting/receiving a first signal and a second bond pad configured for transmitting/receiving a second signal. The plurality of conductive components include a first conductive component and a second conductive component. The first conductive component is bond-wired to the first bond pad, and the second conductive component is bond-wired to the second bond pad. The first conductive component and the second conductive component are separated by at least a third conductive component of the plurality of conductive components, and the first signal is asserted when the second signal is asserted.Type: GrantFiled: June 3, 2009Date of Patent: October 29, 2013Assignee: Mediatek Inc.Inventors: Chien-Sheng Chao, Tse-Chi Lin, Yin-Chao Huang
-
Publication number: 20130256733Abstract: The present invention relates to an LED device, which includes a metallic frame, an LED chip, and a packaging body. The metallic frame includes a first lead frame and a second lead frame. The first lead frame has a protruding portion extending toward the second lead frame, while the second lead frame has a notch formed correspondingly to the protruding portion. An electrically insulated region is cooperatively defined by the first and second lead frames. The metallic frame defines at least one blind hole in proximate to the electrically insulated region. The LED chip is electrically connected to the first and second lead frames. The packaging body has a base portion encapsulating the metallic frame and a light-permitting portion arranged above the LED chip.Type: ApplicationFiled: September 14, 2012Publication date: October 3, 2013Applicants: LITE-ON TECHNOLOGY CORPORATION, SILITEK ELECTRONIC (GUANGZHOU) CO., LTD.Inventors: CHEN-HSIU LIN, YI-CHIEN CHANG
-
Patent number: 8519525Abstract: A semiconductor encapsulation comprises a lead frame further comprising a chip carrier and a plurality of pins in adjacent to the chip carrier. A plurality of grooves opened from an upper surface of the chip carrier partially dividing the chip carrier into a plurality of chip mounting areas. A bottom portion of the grooves is removed for completely isolate each chip mounting area, wherein a width of the bottom portion of the grooves removed is smaller than a width of the grooves. In one embodiment, a groove is located between the chip carrier and the pins with a bottom portion of the groove removed for isolate the pins from the chip carrier, wherein a width of the bottom of the grooves removed is smaller than a width of the grooves.Type: GrantFiled: July 29, 2010Date of Patent: August 27, 2013Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yan Xun Xue, Anup Bhalla, Jun Lu
-
Publication number: 20130207250Abstract: A chip attach frame is used to align pins of an integrated circuit chip with pads on a chip carrier. A frame block has a socket defining two alignment edges that form a reference corner. The chip is lowered into the socket, and the chip carrier is inclined while it supports the frame block and chip until the chip moves under force of gravity to the reference corner. Once located at the reference corner, the chip position is carefully adjusted by moving the frame block in the x- and y-directions until the pins are aligned with the pads. The frame block is spring biased against movement in the x- and y-directions, and the position of the frame block is adjusted using thumbscrews. A plunger mechanism can be used to secure the integrated circuit chip in forcible engagement with the chip carrier once the pins are aligned with the pads.Type: ApplicationFiled: February 14, 2012Publication date: August 15, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Martin Eckert, Otto Torreiter, Quintino L. Trianni
-
Patent number: 8502359Abstract: The semiconductor device according to the present invention includes a semiconductor chip, an island having an upper surface to which the semiconductor chip is bonded, a lead arranged around the island, a bonding wire extended between the surface of the semiconductor chip and the upper surface of the lead, and a resin package collectively sealing the semiconductor chip, the island, the lead and the bonding wire, while the lower surface of the island and the lower surface of the lead are exposed on the rear surface of the resin package, and the lead is provided with a recess concaved from the lower surface side and opened on a side surface thereof.Type: GrantFiled: December 2, 2009Date of Patent: August 6, 2013Assignee: Rohm Co., Ltd.Inventors: Akihiro Koga, Taro Nishioka
-
Patent number: 8487322Abstract: A luminous body comprises a transparent plastic moulding with indentations, and LED DIEs disposed within the indentations. One side of each LED DIE lies approximately flush with an upper side of the moulding, and each LED DIE is connected to an electricity supply via electrical conductors disposed on the moulding. A method for producing such a luminous body is also disclosed.Type: GrantFiled: December 18, 2008Date of Patent: July 16, 2013Assignee: Bayer Intellectual Property GmbHInventors: Andrea Maier-Richter, Eckard Foltin, Michael Roppel, Peter Schibli
-
Patent number: 8471271Abstract: Provided is a light emitting diode package and a method of manufacturing the same. The light emitting diode package includes a package main body with a cavity, a plurality of light emitting diode chips, a wire, and a plurality of lead frames. The plurality of light emitting diode chips are mounted in the cavity. The wire is connected to an electrode of at least one light emitting diode chip. The plurality of lead frames are formed in the cavity, and at least one lead frame is electrically connected to the light emitting diode chip or a plurality of wires.Type: GrantFiled: June 11, 2010Date of Patent: June 25, 2013Assignee: LG Innotek Co., Ltd.Inventor: Won-Jin Son
-
Patent number: RE44699Abstract: A semiconductor integrated circuit device includes a semiconductor chip having a memory cell array region surrounded with a peripheral circuit region and includes a plurality of bonding pads disposed at least in one row on only one side of the semiconductor chip. The circuit device may include first leads group disposed adjacent to the bonding pad side and a second leads group disposed opposite the first leads group. The second leads group may be formed over a portion of the semiconductor chip (lead-on-chip structure). A plurality of bonding wires connect the first and second leads group with the plurality of bonding pads respectively.Type: GrantFiled: December 13, 2007Date of Patent: January 14, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Ho-Cheol Lee