Characterized By Shape, Relative Sizes Or Dispositions Of Semiconductor Regions Or Junctions Between Regions (epo) Patents (Class 257/E29.024)
E Subclasses
-
Patent number: 8309988Abstract: Provided is a GaN based field effect transistor that is capable of normally-off operation, high breakdown voltage and large current. A body electrode 8 is provided on the bottom surface or the top surface of the field effect transistor. When the body electrode 8 is provided on the bottom surface, a p-type GaN layer 4 is provided on a p-type Si substrate 2 via a buffer layer 3 comprising a plurality of AlN layers 31 and GaN layers 32, with the top layer of that buffer layer 3 being a thin AlN layer 31, and the body electrode 8 being formed on the bottom surface of the p-type Si substrate. When the body electrode 8 is provided on the top surface, a p-type GaN layer 4 is provided on a sapphire substrate 21 and an AlGaN layer 13 is provided on the area under the source electrode 5 and drain electrode 6, with the body electrode 8 being provided on top of the AlGaN layer 13. Holes 20 that are generated by an avalanche phenomenon run through the body electrode 8.Type: GrantFiled: March 26, 2010Date of Patent: November 13, 2012Assignee: Furukawa Electric Co., LtdInventors: Yuki Niiyama, Takehiko Nomura, Sadahiro Kato
-
Publication number: 20120267604Abstract: Kinked nanowires are used for measuring electrical potentials inside simple cells. An improved intracellular entrance is achieved by modifying the kinked nanowires with phospholipids.Type: ApplicationFiled: September 24, 2010Publication date: October 25, 2012Inventors: Bozhi Tian, Ping Xie, Thomas J. Kempa, Charles M. Lieber, Itzhaq Cohen-Karni, Quan Qing, Xiaojie Duan
-
Publication number: 20120262965Abstract: Methods and devices relating to diodes including single-wall carbon nanotubes (SWCNT) are disclosed according to embodiments of the present invention. According to one embodiment, a diode may include one or more SWCNTs. The SWCNTs may be grouped together in multiple bundles with the SWCNTs being generally aligned parallel to each other in the bundles.Type: ApplicationFiled: April 9, 2012Publication date: October 18, 2012Applicant: U.S. Government as represented by the Secretary of the ArmyInventors: Shashi P. Karna, Mark Griep, Govind Mallick
-
Patent number: 8278728Abstract: An octagonal structure of photodiodes using standard CMOS technology has been developed to serve as a de-multiplexer for spatially multiplexed fiber optic communication systems.Type: GrantFiled: October 17, 2009Date of Patent: October 2, 2012Assignee: Florida Institute of TechnologyInventor: Syed Murshid
-
Publication number: 20120241918Abstract: The present invention relates to the field of semiconductor manufacturing. More specifically, it relates to a method of forming islands of at least partially relaxed strained material on a target substrate including the steps of forming islands of the strained material over a side of a first substrate; bonding the first substrate, on the side including the islands of the strained material, to the target substrate; and after the step of bonding splitting the first substrate from the target substrate and at least partially relaxing the islands of the strained material by a first heat treatment.Type: ApplicationFiled: March 23, 2012Publication date: September 27, 2012Applicant: SOITECInventor: Romain Boulet
-
Publication number: 20120223406Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate, an insulating film, a heat conductive member, and an element. A cavity and a connecting hole are formed in the semiconductor substrate. The connecting hole spatially connects the cavity to an upper face of the semiconductor substrate. The insulating film is provided on inner faces of the cavity and the connecting hole. The heat conductive member is embedded in the cavity and the connecting hole. Heat conductivity of the heat conductive member is higher than heat conductivity of the insulating film. And, the element is formed in a region immediately above the cavity in the semiconductor substrate.Type: ApplicationFiled: September 16, 2011Publication date: September 6, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Tomoyuki WARABINO
-
Publication number: 20120223292Abstract: Integrated circuit multilayer integration techniques are provided. In one aspect, a method of fabricating an integrated circuit is provided. The method includes the following steps. A substrate is provided. A plurality of interconnect layers are formed on the substrate arranged in a stack, each interconnect layer comprising one or more metal lines, wherein the metal lines in a given one of the interconnect layers are larger than the metal lines in the interconnect layers, if present, above the given interconnect layer in the stack and wherein the metal lines in the given interconnect layer are smaller than the metal lines in the interconnect layers, if present, below the given interconnect layer in the stack. At least one transistor is formed on a top-most layer of the stack.Type: ApplicationFiled: March 3, 2011Publication date: September 6, 2012Applicant: International Business Machines CorporationInventors: Zihong Liu, Ghavam G. Shahidi
-
Publication number: 20120217543Abstract: At least one kind of impurity selected from, for example, Fe, C, B, Ti, Cr is introduced into at least a buffer layer of a compound semiconductor layered structure from a rear surface of the compound semiconductor layered structure to make a resistance value of the buffer layer high.Type: ApplicationFiled: December 16, 2011Publication date: August 30, 2012Applicant: FUJITSU LIMITEDInventors: Yuichi MINOURA, Toshihide Kikkawa, Toshihiro Ohki
-
Publication number: 20120211871Abstract: A nanopatterned surface is prepared by forming a block copolymer film on a miscut crystalline substrate, annealing the block copolymer film, then reconstructing the surface of the annealed block copolymer film The method creates a well-ordered array of voids in the block copolymer film that is maintained over a large area. The nanopatterned block copolymer films can be used in a variety of different applications, including the fabrication of high density data storage media.Type: ApplicationFiled: May 1, 2012Publication date: August 23, 2012Inventors: Thomas P. Russell, Soojin Park, Ting Xu
-
Publication number: 20120211723Abstract: A semiconductor structure having a high Hall mobility is provided that includes a SiC substrate having a miscut angle of 0.1° or less and a graphene layer located on an upper surface of the SiC substrate. Also, provided are semiconductor devices that include a SiC substrate having a miscut angle of 0.1° or less and at least one graphene-containing semiconductor device located atop the SiC substrate. The at least one graphene-containing semiconductor device includes a graphene layer overlying and in contact with an upper surface of the SiC substrate.Type: ApplicationFiled: February 18, 2011Publication date: August 23, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Christos D. Dimitrakopoulos, Alred Grill, Timothy J. McArdle, John A. Ott, Robert L. Wisnierff
-
Patent number: 8242001Abstract: Embodiments of an apparatus and methods of providing a quantum well device for improved parallel conduction are generally described herein. Other embodiments may be described and claimed.Type: GrantFiled: October 17, 2011Date of Patent: August 14, 2012Assignee: Intel CorporationInventors: Ravi Pillarisetty, Mantu Hudait, Been-Yih Jin, Benjamin Chu-Kung, Robert Chau
-
Publication number: 20120199876Abstract: Lattice-mismatched epitaxial films formed proximate non-crystalline sidewalls. Embodiments of the invention include formation of facets that direct dislocations in the films to the sidewalls.Type: ApplicationFiled: April 13, 2012Publication date: August 9, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jie Bai, Ji-Soo Park, Anthony J. Lochtefeld
-
Patent number: 8237150Abstract: A p-type semiconductor nanowire transistor is formed on the first semiconductor nanowire and an n-type semiconductor nanowire transistor is formed on the second semiconductor nanowire. The first and second semiconductor nanowires have a rectangular cross-sectional area with different width-to-height ratios. The type of semiconductor nanowires for each semiconductor nanowire transistor is selected such that top and bottom surfaces provide a greater on-current per unit width than sidewall surfaces in a semiconductor nanowire having a greater width-to-height ratio, while sidewall surfaces provide a greater on-current per unit width than top and bottom surfaces in the other semiconductor nanowire having a lesser width-to-height ratio. Different types of stress-generating material layers may be formed on the first and second semiconductor nanowire transistors to provide opposite types of stress, which may be employed to enhance the on-current of the first and second semiconductor nanowire transistors.Type: GrantFiled: April 3, 2009Date of Patent: August 7, 2012Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, Xiao H. Liu, Lidija Sekaric
-
Publication number: 20120193606Abstract: Semiconductor nanocrystals including III-V semiconductors can include a core including III-V alloy. The nanocrystal can include an overcoating including a II-VI semiconductor.Type: ApplicationFiled: March 12, 2012Publication date: August 2, 2012Applicant: Massachusetts Institute of TechnologyInventors: Moungi G. Bawendi, Sang-wook Kim, John P. Zimmer
-
Publication number: 20120181502Abstract: In one aspect, the present disclosure relates to a device including a substrate, having a top surface and a bottom surface; an array of nanowires having a base and a top surface, the base contacting the top surface of the substrate; a contacting structure having a non-nanostructured surface, having a top surface and a bottom surface, located on the same side of the substrate as the array of silicon nanowires; and an electrical contact in contact with the top surface of the contacting structure. In some embodiments, the device includes an aluminum oxide passivation layer over the array of nanowires. In some embodiments, the layer of aluminum oxide is deposited via atomic layer deposition.Type: ApplicationFiled: January 18, 2012Publication date: July 19, 2012Applicant: Bandgap Engineering, Inc.Inventors: Faris Modawar, Marcie R. Black, Brian Murphy, Jeff Miller, Mike Jura
-
Publication number: 20120181577Abstract: A semiconductor wafer includes a multilayered film having a structure in which nondoped first nitride semiconductor layers and nondoped second nitride semiconductor layers with a larger lattice constant than the first nitride semiconductor layer are laminated alternately, and a nondoped third nitride semiconductor layer which is located on the multilayered film and has a larger lattice constant than the first nitride semiconductor layer, wherein the semiconductor wafer has conductivity in a film-thickness direction.Type: ApplicationFiled: December 8, 2011Publication date: July 19, 2012Applicant: Sanken Electric Co., Ltd.Inventor: Tetsuji MATSUO
-
Publication number: 20120168913Abstract: A fin type transistor includes a dielectric layer on a substrate surface which serves to isolate the gate of the transistor from the substrate. The dielectric layer includes a non-selectively etched surface to produce top portions of fin structures which have reduce height variations across the wafer. The fin type transistor may also include a counter doped region at least below the S/D regions to reduce parasitic capacitance to improve its performance.Type: ApplicationFiled: December 29, 2010Publication date: July 5, 2012Applicant: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Eng Huat TOH, Jae Gon LEE, Chung Foong TAN, Elgin QUEK
-
Publication number: 20120168719Abstract: To provide an epitaxial substrate for electronic devices, in which current flows in a lateral direction, which enables accurate measurement of the sheet resistance of HEMTs without contact, and to provide a method of efficiently producing the epitaxial substrate for electronic devices, the method characteristically includes the steps of forming a barrier layer against impurity diffusion on one surface of a high-resistance Si-single crystal substrate, forming a buffer as an insulating layer on the other surface of the high-resistance Si-single crystal substrate, producing an epitaxial substrate by epitaxially growing a plurality of III-nitride layers on the buffer to form a main laminate, and measuring resistance of the main laminate of the epitaxial substrate without contact.Type: ApplicationFiled: July 13, 2010Publication date: July 5, 2012Applicant: DOWA ELECTRONICS MATERIALS CO., LTD.Inventors: Tetsuya Ikuta, Daisuke Hino, Ryo Sakamoto, Tomohiko Shibata
-
Publication number: 20120153251Abstract: Another aspect of the present disclosure relates to a device including a substrate, having a top surface and a bottom surface; an array of nanowires having a base and a top surface, the base contacting the top surface of the substrate; a contacting structure including the same material as the substrate having a non-nanostructured surface of a dimension suitable for forming an electrical contact, located on the same side of the substrate as the array of silicon nanowires; wherein the contacting structure is doped with a greater impurity concentration than the nanowire array, thereby forming a selective emitter.Type: ApplicationFiled: January 18, 2012Publication date: June 21, 2012Applicant: Bandgap Engineering, Inc.Inventors: Faris Modawar, Marcie R. Black, Brian Murphy, Jeff Miller, Mike Jura
-
Publication number: 20120145995Abstract: Disclosed herein are a nitride-based semiconductor device and a method for manufacturing the same. The nitride-based semiconductor device includes: a base substrate having a front surface and a rear surface opposite to the front surface; an epitaxial growth film formed on the front surface of the base substrate; a semiconductor layer formed on the rear surface of the base substrate; and an electrode structure body provided on the epitaxial growth film.Type: ApplicationFiled: March 16, 2011Publication date: June 14, 2012Inventors: Woochul Jeon, Kiyeol Park, Younghwan Park
-
Publication number: 20120145988Abstract: A nanoscale apparatus (100) includes a nanoshell (110) extending from a substrate (102) and an epitaxial connection (120) between the substrate and an end (112) of the nanoshell adjacent to the substrate. A nanoscale sensor (200) includes surfaces (204, 206) extending relatively perpendicular to each other, a nanoshell (210) extending from one of the surfaces, and a detector (220) that monitors motion of the nanoshell relative to another of the surfaces spaced from the nanoshell by a gap (208). A method (300) of making a nanoscale apparatus includes growing (310) a nanowire on a surface; forming (320) a core-shell composite nanostructure; exposing (330) an end of the nanowire opposite to the surface with a FIB; and removing (340) the nanowire core from the exposed end, such that a nanoshell having a hollow region is attached to the surface. A material of the nanoshell (110, 210) excludes sp2-bonded carbon materials.Type: ApplicationFiled: January 29, 2009Publication date: June 14, 2012Inventors: Nathaniel J. Quitoriano, Theodore I. Kamins
-
Publication number: 20120139086Abstract: An example embodiment relates to a patterning process including forming a photoresist pattern on a structure. The photoresist pattern includes a cross-linked surface that is insoluble in an organic solvent. The process also includes spin-on coating a dielectric layer on the photoresist pattern, partially removing the dielectric layer to form a plurality of dielectric spacers surrounding the photoresist pattern, and removing the photoresist pattern.Type: ApplicationFiled: September 27, 2011Publication date: June 7, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyoung Mi Kim, Jin Ha Jeong
-
Publication number: 20120133029Abstract: A method for nanostructuring a film (2) of material includes a step of immersing the film (2) of material in an aqueous solution (3), during which an interference FIG. 6) including illuminated areas (6b) and dark areas (6a) is applied to at least one of the faces of the film (2). The material is a semiconductor inorganic material or oxide, which is able to be solubilised in aqueous solution under the effect of the absorption of light. The nanostructuring of the film (2) is effected, at its surface in contact with the aqueous solution (3), by photodissolution in the illuminated areas (6a) and/or by growth in the dark areas (6b) of the interference FIG. 6). Also described is a nanostructured coating film (5) obtained according to such a preparation method, as well as a nanostructured 3D film.Type: ApplicationFiled: May 12, 2010Publication date: May 31, 2012Applicant: UNIVERSITE DE TECHNOLOGIE DE TROYESInventors: Gilles Lerondel, Laurent Divay
-
Publication number: 20120119189Abstract: An ohmic contact to a semiconductor layer including a heterostructure barrier layer and a metal layer adjacent to the heterostructure barrier layer is provided. The heterostructure barrier layer can form a two dimensional free carrier gas for the contact at a heterointerface of the heterostructure barrier layer and the semiconductor layer. The metal layer is configured to form a contact with the two dimensional free carrier gas.Type: ApplicationFiled: November 15, 2011Publication date: May 17, 2012Inventors: Remigijus Gaska, Michael Shur
-
Patent number: 8174076Abstract: A method manufactures a vertical power MOS transistor on a semiconductor substrate comprising a first superficial semiconductor layer of a first conductivity type, comprising: forming trench regions in the first semiconductor layer, filling in said trench regions with a second semiconductor layer of a second conductivity type, to form semiconductor portions of the second conductivity type contained in the first semiconductor layer, carrying out an ion implantation of a first dopant type in the semiconductor portions for forming respective implanted body regions of said second conductivity type, carrying out an ion implantation of a second dopant type in one of the implanted body regions for forming an implanted source region of the first conductivity type inside one of the body regions, carrying out an activation thermal process of the first and second dopant types with low thermal budget suitable to complete said formation of the body and source regions.Type: GrantFiled: December 9, 2010Date of Patent: May 8, 2012Assignee: STMicroelectronics S.r.l.Inventors: Ferruccio Frisina, Mario Giuseppe Saggio
-
Publication number: 20120091435Abstract: An epitaxial substrate for electronic devices is provided, which can improve vertical breakdown voltage and provides a method of producing the same. The epitaxial substrate includes a conductive SiC single crystal substrate, a buffer as an insulating layer on the SiC single crystal substrate, and a main laminate formed by epitaxially growing a plurality of Group III nitride layers on the buffer. Further, the buffer includes at least an initial growth layer in contact with the SiC single crystal substrate and a superlattice laminate having a superlattice multi-layer structure on the initial growth layer. The initial growth layer is made of a Ba1Alb1Gac1Ind1N material. Furthermore, the superlattice laminate is configured by alternately stacking a first layer made of a Ba2Alb2Gac2Ind2N material and a second layer made of a Ba3Alb3Gac3Ind3N material having a different band gap from the first layer.Type: ApplicationFiled: May 10, 2010Publication date: April 19, 2012Applicant: DOWA ELECTRONICS MATERIALS CO., LTD.Inventors: Tetsuya Ikuta, Jo Shimizu, Tomohiko Shibata, Ryo Sakamoto, Tsuneo Ito
-
Publication number: 20120085985Abstract: An electrically actuated device includes a reactive metal layer, a first electrode established in contact with the reactive metal layer, an insulating material layer established in contact with the first electrode or the reactive metal layer, an active region established on the insulating material layer, and a second electrode established on the active region. A conductive nano-channel is formed through a thickness of the insulating material layer.Type: ApplicationFiled: October 6, 2010Publication date: April 12, 2012Inventors: Jianhua Yang, Minxian Max Zhang, Gilberto Medeiros Ribeiro
-
Publication number: 20120074405Abstract: One embodiment of the present invention relates to method for the concurrent deposition of multiple different crystalline structures on a semiconductor body utilizing in-situ differential epitaxy. In one embodiment of the present invention a preparation surface is formed, resulting in two distinct crystalline regions, a monocrystalline silicon substrate region and an isolating layer region. A monocrystalline silicon layer and an amorphous silicon layer are concurrently formed directly onto the preparation surface in the monocrystalline silicon substrate region and the isolating layer region, respectively. Deposition comprises the formation of two or more sub-layers. The process parameters can be varied for each individual sub-layer to optimize deposition characteristics.Type: ApplicationFiled: December 8, 2011Publication date: March 29, 2012Applicant: Infineon Technologies AGInventors: Herbert Schäfer, Martin Franosch, Thomas Meister, Josef Böck
-
Publication number: 20120068298Abstract: A semiconductor device having a super junction structure includes: multiple first columns extending in a current flowing direction; and multiple second columns extending in the current flowing direction. The first and second columns are alternately arranged in an alternating direction. Each first column provides a drift layer. The first and second columns have a boundary therebetween, from which a depletion layer expands in case of an off-state. At least one of the first columns and the second columns have an impurity dose, which is inhomogeneous by location with respect to the alternating direction.Type: ApplicationFiled: November 30, 2011Publication date: March 22, 2012Applicant: DENSO CORPORATIONInventor: Takeshi MIYAJIMA
-
Publication number: 20120061730Abstract: There is provided a semiconductor wafer including a base wafer that has an impurity region in which an impurity atom has been introduced into silicon, a plurality of seed bodies provided in contact with the impurity region, and a plurality of compound semiconductors each provided in contact with the corresponding seed bodies and lattice-matched or pseudo-lattice-matched to the corresponding seed bodies. The semiconductor wafer can further include an inhibitor provided on the base wafer and in which a plurality of apertures exposing at least a part of the impurity region are provided.Type: ApplicationFiled: November 21, 2011Publication date: March 15, 2012Applicant: SUMITOMO CHEMICAL COMPANY, LIMITEDInventors: Sadanori YAMANAKA, Masahiko HATA, Noboru FUKUHARA
-
Patent number: 8134211Abstract: An ESD protection circuit has a polysilicon bounded SCR connected between a signal input/output interface contact of the integrated circuit and a power supply connection of the integrated circuit and a biasing circuit. The biasing circuit is connected to the polysilicon bounded SCR to bias the polysilicon bounded SCR to turn on more rapidly during the ESD event. The biasing circuit is formed by at least one polysilicon bounded diode and a first resistance. Other embodiments of the biasing circuit include a resistor/capacitor biasing circuit and a second diode triggering biasing circuit.Type: GrantFiled: September 14, 2009Date of Patent: March 13, 2012Assignees: GLOBALFOUNDRIES Singapore Pte, Ltd., Agilent Technologies, Inc.Inventors: Indrajit Manna, Lo Keng Foo, Tan Pee Ya, Raymond Filippi
-
Patent number: 8134188Abstract: Various embodiments of the present invention provide circuits and methods for improved FET matching. As one example, such methods may include providing two or more transistors. Each of the transistors includes a channel that varies in cross-sectional width from the source to the drain, and the transistors are matched one to another.Type: GrantFiled: August 14, 2007Date of Patent: March 13, 2012Assignee: AGERE Systems Inc.Inventors: Kenneth G. Richardson, Michael Straub
-
Publication number: 20120056200Abstract: An embodiment of an integrated electronic device formed in a semiconductor body delimited by a lateral surface, which includes: a substrate made of a first semiconductor material; a first epitaxial region made of a second semiconductor material, which overlies the substrate and defines a first surface; a second epitaxial region made of a third semiconductor material, which overlies the first surface and is in contact with the first epitaxial region, the third semiconductor material having a bandgap narrower than the bandgap of the second semiconductor material; an active area, extending within the second epitaxial region and housing at least one elementary electronic component; and an edge structure, arranged between the active area and the lateral surface, and including a dielectric region arranged laterally with respect to the second epitaxial region, which overlies the first surface and is in contact with the first epitaxial region.Type: ApplicationFiled: August 30, 2011Publication date: March 8, 2012Applicant: STMICROELECTRONICS S.R.L.Inventors: Ferruccio FRISINA, Angelo MAGRI', Mario Giuseppe SAGGIO
-
Publication number: 20120056244Abstract: A method includes forming a first epitaxial layer over a semiconductor substrate and etching the first epitaxial layer to form multiple separated first epitaxial regions. The method also includes forming a second epitaxial layer over the etched first epitaxial layer. Each epitaxial layer includes at least one Group III-nitride, and the epitaxial layers collectively form a buffer. The method further includes forming a device layer over the buffer and fabricating a semiconductor device using the device layer. The second epitaxial layer could include second epitaxial regions substantially only on the first epitaxial regions. The second epitaxial layer could also cover the first epitaxial regions and the substrate, and the second epitaxial layer may or may not be etched. The device layer could be formed during the same operation used to form the second epitaxial layer.Type: ApplicationFiled: September 2, 2010Publication date: March 8, 2012Applicant: National Semiconductor CorporationInventors: Sandeep R. Bahl, Jamal Ramdani
-
Patent number: 8129800Abstract: Gate-all-around integrated circuit devices include first and second source/drain regions on an active area of an integrated circuit substrate. The first and second source/drain regions form p-n rectifying junctions with the active area. A channel region extends between the first and second source/drain regions. An insulated gate electrode surrounds the channel region.Type: GrantFiled: March 13, 2006Date of Patent: March 6, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-jung Yun, Sung-young Lee, Min-sang Kim, Sung-min Kim
-
Publication number: 20120049274Abstract: A semiconductor structure includes a semiconductor substrate of a first conductivity, an epitaxial layer of a second conductivity on the substrate and a buried layer of the second conductivity interposed between the substrate and the epitaxial layer. A first trench structure extends through the epitaxial layer and the buried layer to the substrate and includes sidewall insulation and conductive material in electrical contact with the substrate at a bottom of the first trench structure. A second trench structure extends through the epitaxial layer to the buried layer and includes sidewall insulation and conductive material in electrical contact with the buried layer at a bottom of the second trench structure. A region of insulating material laterally extends from the conductive material of the first trench structure to the conductive material of the second trench structure and longitudinally extends to a substantial depth of the second trench structure.Type: ApplicationFiled: August 31, 2010Publication date: March 1, 2012Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Brahim Elattari, Franz Hirler
-
Patent number: 8125021Abstract: A non-volatile memory device includes a first oxide layer, a second oxide layer and a buffer layer formed on a lower electrode. An upper electrode is formed on the buffer layer. In one example, the lower electrode is composed of at least one of Pt, Ru, Ir, IrOx and an alloy thereof, the second oxide layer is a transition metal oxide, the buffer layer is composed of a p-type oxide and the upper electrode is composed of a material selected from Ni, Co, Cr, W, Cu or an alloy thereof.Type: GrantFiled: April 18, 2007Date of Patent: February 28, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Choong-Rae Cho, Eun-Hong Lee, El Mostafa Bourim, Chang-Wook Moon
-
Publication number: 20120037957Abstract: We have observed anomalous behavior of II-VI semiconductor devices grown on certain semiconductor substrates, and have determined that the anomalous behavior is likely the result of indium atoms from the substrate migrating into the II-V layers during growth. The indium can thus become an unintended dopant in one or more of the II-VI layers grown on the substrate, particularly layers that are close to the growth substrate, and can detrimentally impact device performance. We describe a variety of semiconductor constructions and techniques effective to deplete the migrating indium within a short distance in the growth layers, or to substantially prevent indium from migrating out of the substrate, or to otherwise substantially isolate functional II-VI layers from the migrating indium, so as to maintain good device performance.Type: ApplicationFiled: April 30, 2010Publication date: February 16, 2012Inventors: Thomas J. Miller, Michael A. Haase, Xiaoguang Sun
-
Publication number: 20120032146Abstract: Embodiments of an apparatus and methods of providing a quantum well device for improved parallel conduction are generally described herein. Other embodiments may be described and claimed.Type: ApplicationFiled: October 17, 2011Publication date: February 9, 2012Inventors: Ravi Pillarisetty, Mantu Hudait, Been-Yin Jin, Benjamin Chu-Kung, Robert Chau
-
Publication number: 20120025168Abstract: A semiconductor device comprises the following elements: an active layer comprising a quantum well structure and a buffer layer beneath the active layer adapted to form a confinement layer for charge carriers in the active layer. The buffer layer is adapted so as not to increase an overall strain in the active layer. The active layer is already strained as a result of a lattice mismatch between the active layer and the buffer layer. Strain in the buffer layer may be controlled by use of a strain control buffer layer and by appropriate choices of material and composition for the buffer layer and for a substrate on which the buffer layer is grown.Type: ApplicationFiled: April 12, 2010Publication date: February 2, 2012Applicant: QINETIQ LIMITEDInventor: David John Wallis
-
Publication number: 20120025201Abstract: A semiconductor device having an epitaxial layer a method of manufacture thereof is provided. The semiconductor device has a substrate with a trench formed therein and a recess formed below the trench. The recess has sidewalls with a (111) crystal orientation. The depth of the trench is such that the depth is greater than or equal to one-half a length of sidewalls of the recess. An epitaxial layer is formed in the recess and the trench. The depth of the trench is sufficient to cause dislocations formed between the interface of the semiconductor substrate and the epitaxial layer to terminate along sidewalls of the trench.Type: ApplicationFiled: July 30, 2010Publication date: February 2, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Clement Hsingjen Wann, Chih-Hsin Ko, Cheng-Hsien Wu
-
Patent number: 8105916Abstract: The invention relates to a process for fabricating a heterostructure. This process is noteworthy in that it comprises the following steps: a) a strained crystalline thin film is deposited on, or transferred onto, an intermediate substrate; b) a strain relaxation layer, made of crystalline material capable of being plastically deformed by a heat treatment at a relaxation temperature at which the material constituting the thin film deforms by elastic deformation is deposited on the thin film; c) the thin film and the relaxation layer are transferred onto a substrate; and d) a thermal budget is applied at least the relaxation temperature, so as to cause the plastic deformation of the relaxation layer and the at least partial relaxation of the thin film by elastic deformation, and thus to obtain the final heterostructure.Type: GrantFiled: May 11, 2009Date of Patent: January 31, 2012Assignee: S.O.I. Tec Silicon on Insulator TechnologiesInventor: Bruce Faure
-
Publication number: 20110315962Abstract: Electrical devices comprised of nanowires are described, along with methods of their manufacture and use. The nanowires can be nanotubes and nanowires. The surface of the nanowires may be selectively functionalized Nanodetector devices are described.Type: ApplicationFiled: April 11, 2011Publication date: December 29, 2011Applicant: President and Fellows of Harvard CollegeInventors: Charles M. Lieber, Hongkun Park, Qingqiao Wei, Yi Cui, Wenjie Liang
-
Publication number: 20110304022Abstract: A semiconductor device has a multilayer doping to provide improved passivation by quantum exclusion. The multilayer doping includes a plurality M of doped layers, where M is an integer greater than 1. The dopant sheet densities in the M doped layers need not be the same, but in principle can be selected to be the same sheet densities or to be different sheet densities. M-1 interleaved layers provided between the M doped layers are not deliberately doped (also referred to as “undoped layers”). Structures with M=2, M=3 and M=4 have been demonstrated and exhibit improved passivation.Type: ApplicationFiled: June 15, 2011Publication date: December 15, 2011Applicant: California Institute of TechnologyInventor: Michael E. Hoenk
-
Publication number: 20110298009Abstract: An object of the present invention is to provide an epitaxial substrate for an electronic device, in which a lateral direction of the substrate is defined as a main current conducting direction and a warp configuration of the epitaxial substrate is adequately controlled, as well as a method of producing the epitaxial substrate. Specifically, the epitaxial substrate for an electron device, including: a Si single crystal substrate; and a Group III nitride laminated body formed by epitaxially growing plural Group III nitride layers on the Si single crystal substrate, wherein a lateral direction of the epitaxial substrate is defined as a main current conducting direction, is characterized in that the Si single crystal substrate is a p-type substrate having a specific resistance value of not larger than 0.01 ?·cm.Type: ApplicationFiled: November 18, 2009Publication date: December 8, 2011Applicant: DOWA ELECTRONICS MATERIALS CO., LTD.Inventors: Tetsuya Ikuta, Jo Shimizu, Tomohiko Shibata
-
Patent number: 8072019Abstract: A flash memory includes a shallow trench isolation and an active region formed at a substrate, a plurality of stacked gates formed on and/or over the active region, a deep implant region formed at a lower portion of the shallow trench isolation and the active region between the stacked gates and a shallow implant region formed at a surface of the active region between the stacked gates.Type: GrantFiled: August 28, 2008Date of Patent: December 6, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Sung-Kun Park
-
Publication number: 20110272735Abstract: A semiconductor component includes a semiconductor body having a first surface and a second surface, and having an inner region and an edge region. The semiconductor component further includes a pn-junction between a first semiconductor region of a first conductivity type and a second semiconductor region of a second conductivity type, the pn-junction extending in a lateral direction of the semiconductor body in the inner region. A first trench extends from the first side in the edge region into the semiconductor body. The trench has sidewalls that are arranged opposite to another and that are beveled relative to a horizontal direction of the semiconductor body.Type: ApplicationFiled: May 10, 2010Publication date: November 10, 2011Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventor: Gerhard Schmidt
-
Publication number: 20110266595Abstract: There is provided a semiconductor wafer including a base wafer, an insulating layer, and a Si crystal layer in the stated order. The semiconductor wafer further includes an inhibition layer that is provided on the Si crystal layer and has an opening penetrating therethrough to reach the Si crystal layer. The inhibition layer inhibiting crystal growth of a compound semiconductor. Furthermore, a seed crystal is provided within the opening, and a compound semiconductor has a lattice match or a pseudo lattice match with the seed crystal.Type: ApplicationFiled: October 1, 2009Publication date: November 3, 2011Applicant: SUMITOMO CHEMICAL COMPANY, LIMITEDInventor: Masahiko Hata
-
Publication number: 20110269240Abstract: The present invention is drawn toward a chemical or biological sensor that can comprise a semi-conducting nanowire and a chemical or biological sensing molecule tethered to the semi-conducting nanowire through a spacer group including a hydrophilic reactive group. In one embodiment, the semi-conducting nanowire can be part of an array of like or similar semi-conducting nanowires. Electrical leads can provide an electrical current to the array, and a signal measurement apparatus can be electrically coupled to the array, and can be configured for detecting changes in the electrical current of the array.Type: ApplicationFiled: March 8, 2004Publication date: November 3, 2011Inventors: Zhang-Lin Zhou, Zhiyong Li, Sean Xiao-An Zhang
-
Publication number: 20110260215Abstract: Electronic apparatus and methods of forming the electronic apparatus include a gallium lanthanide oxide film for use in a variety of electronic systems. The gallium lanthanide oxide film may be structured as one or more monolayers. The gallium lanthanide oxide film may be formed using atomic layer deposition.Type: ApplicationFiled: July 1, 2011Publication date: October 27, 2011Inventors: Kie Y. Ahn, Leonard Forbes