Bistable Switching Devices, E.g., Ovshinsky-effect Devices (epo) Patents (Class 257/E45.002)
-
Publication number: 20120037877Abstract: An example embodiment disclosed is a method for fabricating a phase change memory cell. The method includes forming a non-sublithographic via within an insulating substrate. The insulating substrate is embedded on the same layer as a first metalization layer (Metal 1) of a semiconductor wafer, and includes a bottom and a sidewall. A sublithographic aperture is formed through the bottom of the non-sublithographic via and extends to a buried conductive material. The sublithographic aperture is filled with a conductive non-phase change material. Furthermore, phase change material is deposited within the non-sublithographic via.Type: ApplicationFiled: August 12, 2010Publication date: February 16, 2012Applicants: Macronix International Co., Ltd., International Business Machines CorporationInventors: Matthew J. Breitwisch, Eric A. Joseph, Chung H. Lam, Hsiang-Lan Lung
-
Publication number: 20120037872Abstract: A memory device includes: an amorphous semiconductor layer of a first conduction type; a solid electrolyte layer containing movable ions and provided in contact with a part of one of faces of the amorphous semiconductor layer; a first electrode electrically connected to the amorphous semiconductor layer via the solid electrolyte layer; a second electrode electrically connected to one of the faces of the amorphous semiconductor layer; and a third electrode provided over the other face of the amorphous semiconductor layer with an insulating layer therebetween. At the time of application of voltage to the third electrode, at least a part of the amorphous semiconductor layer reversibly changes to a second conduction type.Type: ApplicationFiled: August 4, 2011Publication date: February 16, 2012Applicant: SONY CORPORATIONInventors: Minoru Ikarashi, Katsuhisa Aratani
-
Publication number: 20120037875Abstract: A memory comprising at least one memory cell operationally connected to a bit line, a source line and a word line. The memory cell comprises a substrate having a first source contact, a second source contact, and a bit contact between the first source contact and the second source contact, a first transistor gate electrically connecting the first source contact and the bit contact and a second transistor gate electrically connecting the bit contact and the second source contact. The word line electrically connects the first transistor gate to the second transistor gate.Type: ApplicationFiled: October 25, 2011Publication date: February 16, 2012Applicant: SEAGATE TECHNOLOGY LLCInventors: Roger Glenn Rolbiecki, Andrew Carter, Yong Lu
-
Publication number: 20120037871Abstract: The invention relates to compounds comprising a cycloalkyne or heterocycloalkyne group and a redox group. Said compounds are of general formula (I) wherein Z is a cycloalkyne or heterocycloalkyne with at least 8 links, optionally substituted by a halogen atom or a linear or branched C1 to C5 alkyl, A is an organic structure having oxidation-reduction properties, and B is an organic link between the cycloalkyne or heterocycloalkyne cycle and the organic structure A. The invention is especially applicable to the field of molecular electronics.Type: ApplicationFiled: March 16, 2010Publication date: February 16, 2012Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Guillaume Delapierre, Regis Barattin, Aude Bernardin, Isabelle Texier-Nogues
-
Publication number: 20120037873Abstract: A memory device includes: first and second electrodes; a semiconductor layer of a first conduction type provided on the first electrode side; a solid electrolyte layer containing movable ions and provided on the second electrode side; and an amorphous semiconductor layer of a second conduction type which is provided between the semiconductor layer and the solid electrolyte layer so as to be in contact with the solid electrolyte layer and, at the time of application of voltage to the first and second electrodes, reversibly changes to the first conduction type.Type: ApplicationFiled: August 4, 2011Publication date: February 16, 2012Applicant: SONY CORPORATIONInventors: Minoru Ikarashi, Katsuhisa Aratani
-
Publication number: 20120037874Abstract: Any of a plurality of contact plugs which reaches a diffusion layer serving as a drain layer of an MOS transistor has an end provided in contact with a lower surface of a thin insulating film provided selectively on an interlayer insulating film. A phase change film constituted by GST to be a chalcogenide compound based phase change material is provided on the thin insulating film, and an upper electrode is provided thereon. Any of the plurality of contact plugs which reaches the diffusion layer serving as a source layer has an end connected directly to an end of a contact plug penetrating an interlayer insulating film.Type: ApplicationFiled: October 21, 2011Publication date: February 16, 2012Applicant: Renesas Electronics CorporationInventors: Masahiro MONIWA, Fumihiko NITTA, Masamichi MATSUOKA, Satoshi IIDA
-
Patent number: 8115258Abstract: A non-volatile memory devices includes: a substrate including a circuit device and a metal line electrically connected with the circuit device; a diode connected with the metal line in a vertical direction with respect to a surface of the substrate, and including a metal layer disposed on a lower part of the diode facing the surface of the substrate; and a resistor electrically connected with the diode in series.Type: GrantFiled: March 11, 2010Date of Patent: February 14, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Byung Sup Shim
-
Patent number: 8115186Abstract: A memory cell is fabricated by forming a dielectric layer and patterning a hole in the dielectric layer. Patterning the hole is accomplished at least in part by contacting the dielectric layer with a catalytic material in the presence of a reactant under conditions effective to remove those areas of the dielectric layer in contact with the catalytic material. A phase change feature is then formed in contact with the dielectric layer such that a portion of the phase change feature at least partially fills the hole in the dielectric layer. At least a portion of the patterned dielectric layer remains in the ultimate memory cell.Type: GrantFiled: July 7, 2009Date of Patent: February 14, 2012Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Roger W. Cheek, Eric Andrew Joseph, Chung Hon Lam, Hsiang-Lan Lung, Alejandro Gabriel Schrott
-
Patent number: 8115282Abstract: According to one embodiment of the present invention, a solid state electrolyte memory cell includes a cathode, an anode and a solid state electrolyte. The anode includes an intercalating material and first metal species dispersed in the intercalating material.Type: GrantFiled: July 25, 2006Date of Patent: February 14, 2012Assignees: Adesto Technology Corporation, Altis Semiconductor, SNCInventor: Sandra Mege
-
Publication number: 20120032134Abstract: A memristive junction (400) can comprise a first electrode (102) and second electrode (104), with a memristive region (106) situated between them. The memristive region is configured to switch between two activation states via a switching voltage (118) applied between the electrodes. The activation state can be ascertained by application of a reading voltage between the first electrode and second electrode. The junction further comprises a rectifier region situated at an interface (420) between the first electrode and the memristive region, and comprising a layer (402) of temperature-responsive transition material that is substantially conductive at the switching voltage and substantially resistive at the reading voltage.Type: ApplicationFiled: July 10, 2009Publication date: February 9, 2012Inventors: Jianhua Yang, John Paul Strachan, Matthew D. Pickett
-
Publication number: 20120032131Abstract: Programmable metallization memory cells include an electrochemically active electrode and an inert electrode and an ion conductor solid electrolyte material between the electrochemically active electrode and the inert electrode. An electrically insulating oxide layer separates the ion conductor solid electrolyte material from the electrochemically active electrode.Type: ApplicationFiled: October 21, 2011Publication date: February 9, 2012Applicant: SEAGATE TECHNOLOGY LLCInventors: Ming Sun, Michael Xuefei Tang, Insik Jin, Venkatram Venkatasamy, Philip George Pitcher, Nurul Amin
-
Patent number: 8110822Abstract: A memory cell as described herein includes a conductive contact and a memory element comprising programmable resistance memory material overlying the conductive contact. An insulator element extends from the conductive contact into the memory element, the insulator element having proximal and distal ends and an inside surface defining an interior. The proximal end is adjacent the conductive contact. A bottom electrode contacts the conductive contact and extends upwardly within the interior from the proximal end. The memory element is within the interior extending downwardly from the distal end to contact a top surface of the bottom electrode at a first contact surface. A top electrode can be separated from the distal end of the insulator element by the memory element and contact the memory element at a second contact surface having a surface area greater than that of the first contact surface.Type: GrantFiled: July 15, 2009Date of Patent: February 7, 2012Assignee: Macronix International Co., Ltd.Inventor: Shih-Hung Chen
-
Patent number: 8110476Abstract: In accordance with aspects of the invention, a method of forming a memory cell is provided, the method including forming a steering element above a substrate, and forming a memory element coupled to the steering element, wherein the memory element comprises a carbon-based material having a thickness of not more than ten atomic layers. The memory element may be formed by repeatedly performing the following steps: forming a layer of a carbon-based material, the layer having a thickness of about one monolayer, and subjecting the layer of carbon-based material to a thermal anneal. Other aspects are also described.Type: GrantFiled: April 6, 2009Date of Patent: February 7, 2012Assignee: SanDisk 3D LLCInventors: Roy E. Scheuerlein, Alper Ilkbahar, April D. Shricker
-
Patent number: 8110429Abstract: A resistance random access memory in a bridge structure is disclosed that comprises a contact structure where first and second electrodes are located within the contact structure. The first electrode has a circumferential extending shape, such as an annular shape, surrounding an inner wall of the contact structure. The second electrode is located within an interior of the circumferential extending shape and separated from the first electrode by an insulating material. A resistance memory bridge is in contact with an edge surface of the first and second electrodes. The first electrode in the contact structure is connected to a transistor and the second electrode in the contact structure is connected to a bit line. A bit line is connected to the second electrode by a self-aligning process.Type: GrantFiled: October 2, 2009Date of Patent: February 7, 2012Assignee: Macronix International Co., Ltd.Inventors: ChiaHua Ho, Erh-Kun Lai, Kuang Yeu Hsieh
-
Publication number: 20120025162Abstract: A method for fabricating a PCRAM includes forming a switching element on a semiconductor substrate, forming an interlayer dielectric layer of a multilayer-structure by sequentially stacking a plurality of material layers having different etching properties on the semiconductor substrate having the switching element formed thereon, and by patterning the plurality of material layers to have different lengths or different side shapes, forming a heating electrode on sidewalls of the interlayer dielectric layer and an upper surface of the switching element, and forming a phase change material layer to fill a space inside of the heating electrode.Type: ApplicationFiled: December 22, 2010Publication date: February 2, 2012Inventors: Hee Seung SHIN, Ky-Hyun Han
-
Publication number: 20120025164Abstract: According to various embodiments, a variable resistance memory element and memory element array that uses variable resistance changes includes a select device, such as an ovonic threshold switch. The memory elements are able to switch during the very brief period when a transient pulse voltage is visible to the memory element.Type: ApplicationFiled: October 4, 2011Publication date: February 2, 2012Applicant: INTERMOLECULAR, INC.Inventors: Wim Deweerd, Yun Wang, Prashant Phatak, Tony Chiang
-
Publication number: 20120025161Abstract: In an electronic device, a diode and a resistive memory device are connected in series. The diode may take a variety of forms, including oxide or silicon layers, and one of the layers of the diode may make up a layer of the resistive memory device which is in series with that diode.Type: ApplicationFiled: October 11, 2011Publication date: February 2, 2012Inventors: Manuj RATHOR, An CHEN, Steven AVANZINO, Suzette K. PANGRLE
-
Publication number: 20120025379Abstract: A front-end method of fabricating nickel plated caps over copper bond pads used in a memory device. The method provides protection of the bond pads from an oxidizing atmosphere without exposing sensitive structures in the memory device to the copper during fabrication.Type: ApplicationFiled: October 5, 2011Publication date: February 2, 2012Inventors: John Moore, Joseph F. Brooks
-
Patent number: 8106376Abstract: A memory device including a programmable resistive memory material is described along with methods for manufacturing the memory device. A memory device disclosed herein includes top and bottom electrodes and a multilayer stack disposed between the top and bottom electrodes. The multilayer stack includes a memory element comprising programmable resistive memory material and has a sidewall surface. An air gap is adjacent to the sidewall surface and self-aligned to the memory element.Type: GrantFiled: October 23, 2007Date of Patent: January 31, 2012Assignee: Macronix International Co., Ltd.Inventors: Erh Kun Lai, Kuang Yeu Hsieh, ChiaHua Ho
-
Patent number: 8105859Abstract: A method for fabricating a phase change memory device including a plurality of in via phase change memory cells includes forming pillar heaters formed of a conductive material along a contact surface of a substrate corresponding to each of an array of conductive contacts to be connected to access circuitry, forming a dielectric layer along exposed areas of the substrate surrounding the pillar heaters, forming an interlevel dielectric (ILD) layer above the dielectric layer, etching a via to the dielectric layer, each via corresponding to each of pillar heater such that an upper surface of each pillar heater is exposed within each via, recessing each pillar heater, depositing phase change material in each via on each recessed pillar heater, recessing the phase change material within each via, and forming a top electrode within the via on the phase change material.Type: GrantFiled: September 9, 2009Date of Patent: January 31, 2012Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Roger W. Cheek, Eric A. Joseph, Chung H. Lam, Alejandro G. Schrott
-
Publication number: 20120018696Abstract: A vertical phase change memory cell (2) has an active region (24) of phase change memory material defined either by providing a contact extending only over part of the phase change memory material or an insulating layer exposing only part of the phase change memory material. There may be more than one active region (24) per cell allowing more than one bit of data to be stored in each cell.Type: ApplicationFiled: March 30, 2009Publication date: January 26, 2012Applicants: INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM VZW, NXP B.V.Inventor: Ludovic R. A. Goux
-
Publication number: 20120018694Abstract: The present invention relates to the use of a shaped bottom electrode in a resistance variable memory device. The shaped bottom electrode ensures that the thickness of the insulating material at the tip of the bottom electrode is thinnest, creating the largest electric field at the tip of the bottom electrode. The arrangement of electrodes and the structure of the memory element makes it possible to create conduction paths with stable, consistent and reproducible switching and memory properties in the memory device.Type: ApplicationFiled: September 29, 2011Publication date: January 26, 2012Inventor: Jun Liu
-
Publication number: 20120012806Abstract: This application describes a method of forming a switching device. The method includes forming a first dielectric material overlying a surface region of a substrate. A bottom wiring material is formed overlying the first dielectric material and a switching material is deposited overlying the bottom wiring material. The bottom wiring material and the switching material is subjected to a first patterning and etching process to form a first structure having a top surface region and a side region. The first structure includes at least a bottom wiring structure and a switching element having a top surface region including an exposed region of the switching element. A second dielectric material is formed overlying at least the first structure including the exposed region of the switching element. The method forms a first opening region in a portion of the second dielectric layer to expose a portion of the top surface region of the switching element.Type: ApplicationFiled: July 13, 2010Publication date: January 19, 2012Applicant: Crossbar, Inc.Inventor: Scott Brad Herner
-
Publication number: 20120012804Abstract: A thermal diode comprising a superlyophobic surface, and a lyophilic surface separated from the superlyophobic surface defining a chamber. A liquid is disposed in the chamber, the liquid capable of phase changing during operation of the thermal diode. Methods of cooling and insulating bodies and rectifying heat transfer using the thermal diode.Type: ApplicationFiled: April 21, 2010Publication date: January 19, 2012Inventors: Chuan-Hua Chen, Jonathan B. Boreyko, Yuejun Zhao
-
Patent number: 8097873Abstract: A phase change memory cell has a first electrode, a plurality of pillars, and a second electrode. The plurality of pillars are electrically coupled with the first electrode. Each of the pillars comprises a phase change material portion and a heater material portion. The second electrode is electrically coupled to each of the pillars. In some examples, the pillars have a width less than 20 nanometers.Type: GrantFiled: September 14, 2010Date of Patent: January 17, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Ramachandran Muralidhar, Tushar P. Merchant, Rajesh A. Rao
-
Patent number: 8097487Abstract: A memory device with improved thermal isolation. The memory cell includes a first electrode element, having an upper surface; an insulator stack formed on the first electrode element, including first, second and third insulating members, all generally planar in form and having a central cavity formed therein and extending therethrough, wherein the second insulator member is recessed from the cavity; a phase change element, generally T-shaped in form, having a base portion extending into the cavity to make contact with the first electrode element and making contact with the first and third insulating members, and a crossbar portion extending over and in contact with the third insulating member, wherein the base portion of the phase change element, the recessed portions of the second insulating member and the surfaces of the first and third insulating members define a thermal isolation void; and a second electrode formed in contact with the phase change member.Type: GrantFiled: October 19, 2010Date of Patent: January 17, 2012Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 8097872Abstract: An apparatus and method for storing information are provided, including using an integrated circuit including a transistor having a channel, a gate oxide layer, a gate electrode, and a modifiable gate stack layer. To store information, the on-resistance of the transistor is changed by causing a non-charge-storage based physical change in the modifiable gate stack layer.Type: GrantFiled: February 20, 2007Date of Patent: January 17, 2012Assignee: Rising Silicon, Inc.Inventor: Franz Kreupl
-
Patent number: 8097903Abstract: A semiconductor memory device comprises a semiconductor substrate; a memory block formed on the semiconductor substrate and including plural stacked cell array layers of cell arrays each comprising a plurality of first lines, a plurality of second lines crossing the plurality of first lines, and memory cells connected at intersections of the first and second lines between both lines; and a plurality of contacts extending in the stack direction of the cell array layers and connecting the first lines in the cell arrays with diffusion regions formed on the semiconductor substrate. A certain one of the cell array layers is smaller in the number of the first lines divided and the number of contacts connected than the cell array layers in a lower layer located closer to the semiconductor substrate than the certain one.Type: GrantFiled: March 12, 2009Date of Patent: January 17, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Tsuneo Inaba, Hideo Mukai
-
Publication number: 20120008366Abstract: A resistive memory device includes a first electrode; a second electrode having a polycrystalline semiconductor layer that includes silicon; a non-crystalline silicon structure provided between the first electrode and the second electrode. The first electrode, second electrode and non-crystalline silicon structure define a two-terminal resistive memory cell.Type: ApplicationFiled: July 9, 2010Publication date: January 12, 2012Applicant: Crossbar, Inc.Inventor: Wei LU
-
Publication number: 20120007031Abstract: A method for forming a phase change memory cell (PCM) includes forming a heater for the phase change memory and forming a phase change structrure electrically coupled to the heater. The forming a heater includes siliciding a material including silicon to form a silicide structure, wherein the heater includes at least a portion of the silicide structure. The phase change structure exhibits a first resistive value when in a first phase state and exhibits a second resistive value when in a second phase state. The silicide structure produces heat when current flows through the silicide structure for changing the phase state of the phase change structure.Type: ApplicationFiled: September 21, 2011Publication date: January 12, 2012Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: LEO MATHEW, DHARMESH JAWARANI, TUSHAR P. MERCHANT, RAMACHANDRAN MURALIDHAR
-
Publication number: 20120007032Abstract: A phase-change memory device with improved deposition characteristic and a method of fabricating the same are provided. The phase-change memory device includes a semiconductor substrate having a phase-change area, a first material-rich first phase-change layer forming an inner surface of the phase-change area and comprised of a hetero compound of the first material and a second material, and a second phase-change layer formed on a surface of the first phase-change layer to fill the phase-change area.Type: ApplicationFiled: December 7, 2010Publication date: January 12, 2012Inventors: Keun Lee, Jin Hyock Kim, Young Seok Kwon
-
Publication number: 20120008370Abstract: A memory element and a memory device with improved controllability over resistance change by applied voltage are provided. The memory element includes a first electrode, a memory layer, and a second electrode in this order. The memory layer includes a resistance change layer provided on the first electrode side, and an ion source layer provided on the second electrode side and is higher in resistance value than the resistance change layer.Type: ApplicationFiled: June 21, 2011Publication date: January 12, 2012Applicant: SONY CORPORATIONInventors: Shuichiro Yasuda, Hiroaki Sei, Akira Kouchiyama, Masayuki Shimuta, Naomi Yamada
-
Patent number: 8093575Abstract: A memristive device having a bimetallic electrode includes a memristive matrix, a first electrode and a second electrode. The first electrode is in electrical contact with the memristive matrix and the second electrode is in electrical contact with the memristive matrix and an underlying layer. At least one of the first and second electrodes is a bimetallic electrode which includes a conducting layer and a metallic layer.Type: GrantFiled: April 20, 2009Date of Patent: January 10, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventors: Qiangfei Xia, Xuema Li, Jianhua Yang
-
Patent number: 8093577Abstract: A three-dimensional phase-change memory array. In one embodiment of the invention, the memory array includes a first plurality of diodes, a second plurality of diodes disposed above the first plurality of diodes, a first plurality phase-change memory elements disposed above the first and second plurality of diodes and a second plurality of memory elements disposed above the first plurality of memory elements.Type: GrantFiled: July 12, 2010Date of Patent: January 10, 2012Assignee: Ovonyx, Inc.Inventor: Tyler Lowrey
-
Patent number: 8093576Abstract: A method of forming a semiconductor device may comprise forming a memory portion, forming a carbon film, depositing insulation to at least partially cover the carbon film, and terminating patterned removal of the insulation at the carbon film during a fabrication process.Type: GrantFiled: November 30, 2009Date of Patent: January 10, 2012Assignee: Micron Technology, Inc.Inventor: Jong Won Lee
-
Publication number: 20120001148Abstract: A resistance-change memory device using stress engineering is described, including a first layer including a first conductive electrode, a second layer above the first layer including a resistive-switching element, a third layer above the second layer including a second conductive electrode, where a first stress is created in the switching element at a first interface between the first layer and the second layer upon heating the memory element, and where a second stress is created in the switching element at a second interface between the second layer and the third layer upon the heating.Type: ApplicationFiled: September 15, 2011Publication date: January 5, 2012Applicant: INTERMOLECULAR, INC.Inventors: Michael Miller, Prashant Phatak, Tony Chiang
-
Publication number: 20120001146Abstract: A non-volatile memory device structure. The non-volatile memory device structure comprises a first electrode formed from a first metal material, a resistive switching element overlying the first electrode. The resistive switching element comprises a metal oxide material characterized by one or more oxygen deficient sites. The device includes a second electrode overlying the resistive switching layer, the second electrode being formed from a second metal material. The second electrode is made from a noble metal. The one or more oxygen deficient sites are caused to migrate from one of the first electrode or the second electrode towards the other electrode upon a voltage applied to the first electrode or the second electrode. The device can have a continuous change in resistance upon applying a continuous voltage ramp, suitable for an analog device. Alternatively, the device can have a sharp change in resistance upon applying the continuous voltage ramp, suitable for a digital device.Type: ApplicationFiled: June 24, 2011Publication date: January 5, 2012Applicant: THE REGENTS OF THE UNIVERSITY OF MICHIGANInventors: Wei Lu, Sung Hyun Jo
-
Publication number: 20120001145Abstract: A storage element structure for phase change memory (PCM) cell and a method for forming such a structure are disclosed. The method of forming a storage element structure, comprises providing a multilayer stack comprising a chalcogenide layer (206), a metal cap layer (208), and a dielectric hard mask layer (210), depositing and patterning a photo resist layer (212) on top of the multilayer stack, etching the dielectric hard mask layer using the photo resist layer as etch mask, after the dielectric hard mask layer is etched, removing the photo resist layer before etching the chalcogenide, etching the chalcogenide layer using the dielectric hard mask layer as etch mask, depositing a spacer dielectric (214) over the multilayer stack and anisotropically etching the spacer dielectric to form sidewall spacers (216) for the multilayer stack.Type: ApplicationFiled: December 31, 2008Publication date: January 5, 2012Inventors: Michele Magistretti, Pietro Petruzza, Samuele Sciarrillo, Cristina Casellato
-
Patent number: 8089110Abstract: An embodiment of the present memory cell includes a first layer of a chosen conductivity type, and a second layer which includes ferroelectric semiconductor material of the opposite conductivity type, the layers forming a pn junction. The first layer may be a conjugated semiconductor polymer, or may also be of ferroelectric semiconductor material. The layers are provided between first and second electrodes. In another embodiment, a single layer of a composite of conjugated semiconductor polymer and ferroelectric semiconductor material is provided between first and second electrodes. The various embodiments may be part of a memory array.Type: GrantFiled: February 9, 2006Date of Patent: January 3, 2012Assignee: Spansion LLCInventor: Juri H. Krieger
-
Patent number: 8089059Abstract: A programmable resistance memory element. The active volume of memory material is made small by the presence of a small area of contact between the conductive material and the memory material. The area of contact is created by forming a region of conductive material and an intersecting sidewall layer of the memory material. The region of conductive material is preferably a sidewall layer of conductive material.Type: GrantFiled: November 11, 2010Date of Patent: January 3, 2012Assignee: Ovonyx, Inc.Inventor: Patrick Klersy
-
Publication number: 20110315942Abstract: A solid-state memory that requires a lower current during recording and erasing data and can repeatedly rewrite data an increased number of times. In at least one example embodiment, the solid-state memory includes a recording layer that includes a laminated structure in which electric properties are changed in response to a phase separation. The laminated structure includes a film containing an Sb atom(s) and a film containing a Ge atom(s), which films constitute a superlattice structure. In the laminated structure, phase separation of the film containing the Sb atom and the film containing the Ge atom allows data to be recorded and erased efficiently.Type: ApplicationFiled: February 24, 2010Publication date: December 29, 2011Applicant: National Institute of Advanced Industrial Science and TechnologyyInventors: Junji Tominaga, Paul Fons, Alexander Kolobov
-
Publication number: 20110315943Abstract: Memory cell formation using ion implant isolated conductive metal oxide is disclosed, including forming a bottom electrode below un-etched conductive metal oxide layer(s), forming the un-etched conductive metal oxide layer(s) including depositing at least one layer of a conductive metal oxide (CMO) material (e.g., PrCaMnOx, LaSrCoOx, LaNiOx, etc.) over the bottom electrode. At least one portion of the layer of CMO is configured to act as a memory element without etching, and performing ion implantation on portions of the layer(s) of CMO to create insulating metal oxide (IMO) regions in the layer(s) of CMO. The IMO regions are positioned adjacent to electrically conductive CMO regions in the un-etched layer(s) of CMO and the electrically conductive CMO regions are disposed above and in contact with the bottom electrode and form memory elements operative to store non-volatile data as a plurality of conductivity profiles (e.g., resistive states indicative of stored data).Type: ApplicationFiled: September 2, 2011Publication date: December 29, 2011Applicant: UNITY SEMICONDUCTOR CORPORATIONInventors: DARRELL RINERSON, JONATHAN BORNSTEIN, DAVID HANSEN, ROBIN CHEUNG, STEVEN W. LONGCOR, RENE MEYER, LAWRENCE SCHLOSS
-
Publication number: 20110317481Abstract: A planar phase change memory cell with parallel electrical paths. The memory cell includes a first conductive electrode region having a length greater than its width and an axis aligned with the length. The memory cell also includes a second conductive electrode region having an edge oriented at an angle to the axis of the first conductive electrode region. The memory cell further includes an insulator region providing a lateral separation distance between an end of the first conductive electrode region and the edge of the second conductive electrode region, the insulator region including at least part of an insulator film and the lateral separation distance is responsive to the thickness of the insulator film.Type: ApplicationFiled: June 25, 2010Publication date: December 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michele M. Franceschini, John P. Karidis
-
Patent number: 8084761Abstract: A phase change device includes a first contact electrode structure a phase change material and a first insulating material between the phase change material and the first contact electrode structure and a second contact electrode in contact with the phase change material. A contact structure formed in the first insulating material between the first contact electrode structure and the phase change material is also included. The contact structure is formed by an insulating material breakdown process. A method of forming a phase change device is also described.Type: GrantFiled: July 24, 2007Date of Patent: December 27, 2011Assignee: Macronix International Co., Ltd.Inventors: Ming Hsiu Lee, Yi Chou Chen
-
Patent number: 8084768Abstract: A programmable semiconductor device has a switch element in an interconnection layer, wherein in at least one of the inside of a via, interconnecting a wire of a first interconnection layer and a wire of a second interconnection layer, a contact part of the via with the wire of the first interconnection layer and a contact part of the via with the wire of the second interconnection layer, there is provided a variable electrical conductivity member, such as a member of an electrolyte material. The via is used as a variable electrical conductivity type switch element or as a variable resistance device having a contact part with the wire of the first interconnection layer as a first terminal and having a contact part with the wire of the second interconnection layer as a second terminal.Type: GrantFiled: September 14, 2010Date of Patent: December 27, 2011Assignee: NEC CorporationInventors: Shunichi Kaeriyama, Masayuki Mizuno
-
Patent number: 8084842Abstract: Memory devices and methods for manufacturing are described herein. A memory device as described herein includes a first electrode layer, a second electrode layer, and a thermal isolation structure including a layer of thermal isolation material between the first and second electrode layers. The first and second electrode layers and the thermal isolation structure define a multi-layer stack having a sidewall. A sidewall conductor layer including a sidewall conductor material is on the sidewall of the multi-layer stack. The sidewall conductor material has an electrical conductivity greater than that of the thermal isolation material. A memory element including memory material is on the second electrode layer.Type: GrantFiled: March 25, 2008Date of Patent: December 27, 2011Assignee: Macronix International Co., Ltd.Inventor: Shih-Hung Chen
-
Publication number: 20110309319Abstract: Horizontally oriented and vertically stacked memory cells are described herein. One or more method embodiments include forming a vertical stack having a first insulator material, a first memory cell material on the first insulator material, a second insulator material on the first memory cell material, a second memory cell material on the second insulator material, and a third insulator material on the second memory cell material, forming an electrode adjacent a first side of the first memory cell material and a first side of the second memory cell material, and forming an electrode adjacent a second side of the first memory cell material and a second side of the second memory cell material.Type: ApplicationFiled: June 22, 2010Publication date: December 22, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Timothy A. Quick, Eugene P. Marsh
-
Publication number: 20110309318Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a first interconnect, a second interconnect and a resistance change layer. The first interconnect extends in a first direction on a major surface of a substrate. The second interconnect extends in a second direction non-parallel to the first direction. The resistance change layer includes a conductive nanomaterial, the resistance change layer located between the first interconnect and the second interconnect and being capable of reversibly changing between a first resistance state and a second resistance state by a voltage applied or a current supplied through the first interconnect and the second interconnect. The resistance change layer has a density varied along a third direction generally perpendicular to the first direction and the second direction.Type: ApplicationFiled: March 10, 2011Publication date: December 22, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Takuya KONNO, Kazuhiko YAMAMOTO
-
Patent number: 8080817Abstract: In some embodiments, a memory cell includes a transistor gate spaced from a channel region by gate dielectric; a source region on one side of the channel region; and a drain region on an opposing side of the channel region from the source region. The channel region has phase change material adjacent the drain region. In some embodiments, the phase change material may be adjacent both the source region and the drain region. Some embodiments include methods of programming a memory cell that has phase change material adjacent a drain region. An inversion layer is formed within the channel region adjacent the gate dielectric, with the inversion layer having a pinch-off region within the phase change material adjacent the drain region. Hot carriers (for instance, electrons) within the pinch-off region are utilized to change a phase within the phase change material.Type: GrantFiled: January 3, 2011Date of Patent: December 20, 2011Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 8080440Abstract: A phase change random access memory PCRAM device is described suitable for use in large-scale integrated circuits. An exemplary memory device has a pipe-shaped first electrode formed from a first electrode layer on a sidewall of a sidewall support structure. A sidewall spacer insulating member is formed from a first oxide layer and a second, “L-shaped,” electrode is formed on the insulating member. An electrical contact is connected to the horizontal portion of the second electrode. A bridge of memory material extends from a top surface of the first electrode to a top surface of the second electrode across a top surface of the sidewall spacer insulating member.Type: GrantFiled: April 28, 2010Date of Patent: December 20, 2011Assignee: Macronix International Co., Ltd.Inventors: Erh-Kun Lai, ChiaHua Ho, Kuang Yeu Hsieh