Interface (e.g., Current Drive, Level Shift, Etc.) Patents (Class 326/62)
-
Patent number: 6522323Abstract: In a level shift circuit, a bias voltage setting section sets the voltage level of swing of an input signal IN, while an amplifier circuit section amplifies the amplitude of the input signal IN. This arrangement needs only one input signal without its inverted signal and allows the level shift circuit to be monolithically formed on a substrate identical to that of another drive circuit. This further obviates the need for adjusting the bias voltage every image display device using this level shift circuit.Type: GrantFiled: July 14, 2000Date of Patent: February 18, 2003Assignee: Sharp Kabushiki KaishaInventors: Osamu Sasaki, Yasuyuki Ogawa, Yutaka Takafuji
-
Patent number: 6522169Abstract: A repeater employs multiple threshold detectors to distinguish between signals from external devices and signals generated within the repeater. Signals that are sent from the repeater are configured to be between two threshold levels, so that a detector at one threshold level will detect an active signal, but the detector at the other threshold level will not detect an active signal. When an external signal is received on one side (A) of the repeater, it is propagated to the other side (B) of the repeater, and at the same time, the other side (B) of the repeater is configured to only propagate external signals back to the first side (A). In this manner, the internally generated signal from one side (A) is not propagated back to the same side (A), and a latch-up is avoided. In like manner, when an external signal is received at the other side (B), the first side (A) of the repeater is configured to propagate only externally generated signals.Type: GrantFiled: December 19, 2001Date of Patent: February 18, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Alma Anderson, Paul Andrews
-
Patent number: 6515512Abstract: A re-referencing circuit for re-referencing a digital input signal from a first logic environment to a second logic environment includes a non-inverting circuit having a non-inverting transfer characteristic between the input and the output. A capacitive element has a first node coupled to the input of the non-inverting circuit and a second node arranged to receive the digital input signal. A resistive element is coupled between the input and the output of the non-inverting circuit. The re-referencing circuit further includes a transient correcting circuit having a first input coupled to a substantially DC level of the first logic environment, a second input coupled to a substantially DC level of the second logic environment, and an output coupled to the input of the non-inverting circuit. The transient correcting circuit applies transient DC differences between the two environments to cancel the effects of transients in the digital input signal.Type: GrantFiled: January 4, 2002Date of Patent: February 4, 2003Assignee: Teradyne, Inc.Inventor: Jiann-Neng Chen
-
Patent number: 6504400Abstract: In a level conversion circuit mounted in an integrated circuit device using a plurality of high- and low-voltage power supplies, the input to the differential inputs are provided. In a level-down circuit, MOS transistors that are not supplied with 3.3 V between the gate and drain and between the gate and source use a thin oxide layer. In a level-up circuit, a logic operation function is provided.Type: GrantFiled: April 16, 2002Date of Patent: January 7, 2003Assignees: Hitachi, Ltd., Hitachi ULSI Systems Co., Ltd.Inventors: Kazuo Tanaka, Hiroyuki Mizuno, Rie Nishiyama, Manabu Miyamoto
-
Publication number: 20030001616Abstract: To simplify the configuration of a level shifter and to allow fast operation.Type: ApplicationFiled: June 20, 2002Publication date: January 2, 2003Applicant: Seiko Epson CorporationInventors: Shinsuke Fujikawa, Tokuro Ozawa
-
Patent number: 6498510Abstract: An adaptive threshold logic circuit is provided in which the switching threshold levels of the logic circuit are automatically changed to accommodate variations in the level of applied data signals to the switching circuit. A detector stage detects the voltage level of the incoming data signals and selectively adjusts the threshold level of a threshold adaptor stage in accordance with the output of the detector stage. The threshold adaptor stage is essentially an adaptive CMOS inverter having various switching paths turned on or off in accordance with the output of the detector stage.Type: GrantFiled: March 14, 2001Date of Patent: December 24, 2002Assignee: Micron Technology, Inc.Inventor: David J. Warner
-
Publication number: 20020186049Abstract: A command user interface with via mask programmability includes a decoder with transistors selectively coupleable to one of an input or its complement. This is accomplished in one way by making vias in an appropriate location to allow interconnection of the appropriate contact and the gate of the transistor.Type: ApplicationFiled: January 15, 2002Publication date: December 12, 2002Inventors: Pasquale Pistilli, Elio D'Ambrosio
-
Publication number: 20020180480Abstract: A method and apparatus for interface signaling using single-ended and differential data signals improves performance of an interface. A differential pair of data signals and at least one single-ended data signal are transmitted over the interface. The differential pair of data signals is received by a differential receiver and the single-ended data signals are received by a receiver that uses the differential pair of data signals to improve the detection of the single-ended data signal. A novel receiver having a differential input and a single-ended input combines the differential pair of data signals with a single-ended data signal to detect the single-ended data signal providing improved common-mode rejection and reducing the error rate of the single-ended signal. Multiple single-ended signals may be associated with one differential signal, providing a scalable architecture grouping a number of single-ended signals with each differential pair of signals.Type: ApplicationFiled: May 31, 2001Publication date: December 5, 2002Applicant: International Business Machines CorporationInventors: Daniel Mark Dreps, Frank David Ferraiolo
-
Patent number: 6486697Abstract: A system and method for reducing reflections in a transmission line and for recovering energy from the load in the transmission during the process. At least three drive signal levels are utilized. The transition from the second level to the third level during a rising transition and the transition from the second. level to the first level during a falling transition is timed to coincide with the arrival of the reflected signal from the immediately preceding transition. A capacitor is advantageously used as the source for the intermediate drive signal levels and advantageously facilitates energy recovery and conservation.Type: GrantFiled: March 21, 2000Date of Patent: November 26, 2002Assignee: University of Southern CaliforniaInventors: Lars G. Svensson, William C. Athas
-
Patent number: 6483345Abstract: An interface circuit from Common Mode Logic to a low voltage, fixed common mode output, with high current drive. The CML signal is received, and then re-referenced to a low-voltage band-gap supply. The circuit is arranged to provide an output data signal referenced to a second positive reference voltage supply responsive to receipt of a common mode input data signal referenced to a first positive reference voltage supply. The circuit avoids use of vertical PNP transistors in the signal path.Type: GrantFiled: June 23, 1999Date of Patent: November 19, 2002Assignee: Nortel Networks LimitedInventors: Edward J Whittaker, Imran Sherazi
-
Publication number: 20020158664Abstract: An electrical circuit assembly includes a node and an electrical circuit. The circuit draws a node point to a specific potential when and for as long as the node point is not drawn in any other way to a different potential. The electrical circuit is distinguished by the fact that the electrical circuit operates as a function of the potential at the node point. In other words, the potential to which the node point is drawn by the electrical circuit can be varied by a weak signal, but not also just by electromagnetic interference.Type: ApplicationFiled: April 17, 2002Publication date: October 31, 2002Inventor: Axel Reithofer
-
Patent number: 6459323Abstract: A method for coupling a differential signal generated by a digital processing unit includes high-pass filtering the differential signal. The filtered output of the high-pass filter is then provided to an input of a differential amplifier, the output of which is fed back to the input of the differential amplifier.Type: GrantFiled: March 16, 2001Date of Patent: October 1, 2002Assignee: Dolphin Interconnect Solutions ASInventor: Inge Birkeli
-
Patent number: 6460094Abstract: A peripheral device is connectable to a computer having one of a first interface and a second interface. The first interface communicates with the peripheral device over a differential data connection having a first data conductor and a second data conductor. The second interface communicates with the peripheral device over a clock conductor and a single ended data connection which includes a data conductor. The peripheral device has first and second communication conductors configured for connection to the first and second data conductors in the differential data connection when the computer includes the first interface and is configured for connection to the first data conductor in the single ended data connection and the clock conductor when the computer is provided with the second interface.Type: GrantFiled: July 8, 1998Date of Patent: October 1, 2002Assignee: Microsoft CorporationInventors: Mark T. Hanson, Lord Nigel Featherston, Nathan C. Sherman, Victor P. Drake, Keith Mullins, David L. Holo
-
Patent number: 6455905Abstract: A push-pull transistor chip comprises a single/semiconductor die having first and second LDMOS transistors formed thereon and configured for push-pull operation, the first and second transistors sharing a common element current region. In a power transistor package, the push-pull transistor chip is attached to a mounting flange serving as a common element ground reference, wherein a conductor (e.g., one or more bond wires) electrically connects the shared common element current region to the mounting flange.Type: GrantFiled: April 5, 2001Date of Patent: September 24, 2002Assignee: Ericsson Inc.Inventors: Prasanth Perugupalli, Larry Leighton
-
Publication number: 20020126082Abstract: [Problem] To provide a display device module that can supply high-speed signals with low distortion and drive high-load signal lines at high speed.Type: ApplicationFiled: December 20, 2000Publication date: September 12, 2002Inventor: Toshiyuki Matsuzaki
-
Patent number: 6411127Abstract: The present invention relates to a bonding option circuit and a multi-level buffer that generates a plurality of selection signals from a single selective condition applied to a bonding pad to reduce the number of required bonding pads and buffers for a semiconductor device. A multi-level buffer according to the present invention can include a variable voltage divider, a comparator circuit and a logic signal generator. The variable voltage divider produces a first voltage, a second voltage, and a third voltage having voltage levels that are changed in accordance with conditions applied to a pad preferably when the variable voltage divider is activated by a power-up signal. The comparator circuit preferably generates a first comparison result and a second comparison result by being activated by the power-up signal and comparing the first to third voltages. The logic signal generator produces a first buffer output signal and a second buffer output signal.Type: GrantFiled: May 16, 2001Date of Patent: June 25, 2002Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Kang-Youl Lee
-
Patent number: 6392439Abstract: In a level conversion circuit mounted in an integrated circuit device using a plurality of high- and low-voltage power supplies, the input to the differential inputs are provided. In a level-down circuit, MOS transistors that are not supplied with 3.3 V between the gate and drain and between the gate and source use a thin oxide layer. In a level-up circuit, a logic operation function is provided.Type: GrantFiled: April 13, 2001Date of Patent: May 21, 2002Assignees: Hitachi, Ltd., Hitachi ULSI Systems Co., Ltd.Inventors: Kazuo Tanaka, Hiroyuki Mizuno, Rie Nishiyama, Manabu Miyamoto
-
Patent number: 6380762Abstract: An integrated circuit device includes an input circuit; logic circuitry coupled to the input circuit; an output circuit coupled to the logic circuitry; and a select circuit coupled to the input circuit, output circuit and logic circuitry. The select circuit generates a select signal that causes the input circuit, output circuit and logic circuit to operate according to a first state or a second state. The output buffer is configured to receive the select signal which selects output buffer operation at the first state or the second state. The output buffer is also configured to maintain a constant slew rate while operating in either the first or second state.Type: GrantFiled: March 27, 1997Date of Patent: April 30, 2002Assignee: Cypress Semiconductor CorporationInventors: Ashish Pancholy, Gary A. Gibbs
-
Patent number: 6377072Abstract: Two LSIs are driven with different power supply voltages. An interface circuit which outputs a constant current corresponding to a logic signal to a first LSI and stopping the output of the constant current is provided in the first LSI. An interface circuit which generates a logic signal having a level conforming to the second LSI, based on the constant current, is provided in the second LSI.Type: GrantFiled: December 13, 2000Date of Patent: April 23, 2002Assignee: Fujitsu LimitedInventor: Umeo Oshio
-
Patent number: 6373315Abstract: In a signal potential conversion circuit of a DRAM, a first P channel MOS transistor for charging a first node is connected in parallel with a second P channel MOS transistor and the second P channel MOS transistor is turned on in a pulse manner in response to a rising edge of an input signal. Further, the first P channel MOS transistor has its current drive ability defined to be approximately one-tenth of that of an N channel MOS transistor for discharging the first node. Accordingly, each of the first node and a second node can be charged and discharged quickly to enable conversion of a signal potential to be accomplished speedily.Type: GrantFiled: February 28, 2001Date of Patent: April 16, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Takaharu Tsuji, Shigeki Tomishima, Tsukasa Ooishi
-
Patent number: 6366127Abstract: CMOS voltage interface circuits have low power consumption, and minimal delays and power dissipation for the driving strength of the output. The circuits use a interface block which is operative upon the applied input signal, depending upon its state and timing, to generate the output at a specified voltage level which may be different from the level of the applied input.Type: GrantFiled: April 27, 2000Date of Patent: April 2, 2002Assignee: The University of RochesterInventors: Eby Friedman, Radu M. Secareanu
-
Patent number: 6275070Abstract: An integrated circuit (100) includes an input buffer circuit (122) having an input stage (150), a delay element (178), inverter (176), and a level shifter (156). The input stage (150) receives an input signal and a first power supply voltage. The level shifter (156) has a pair of cross-coupled P-channel transistors (158 and 160) coupled to a second power supply voltage. The second power supply voltage is different than the first power supply voltage. The cross-coupled P-channel transistors (158 and 160) are coupled to first and second N-channel transistors (162 and 164). Each of the first and second N-channel transistors (162 and 164) and transistors (152, 154) of the input stage (150) have relatively thick oxide layers. A gate of the first N-channel transistor (162) is coupled to the output of the input stage (150). A gate of the second N-channel transistor (164) is coupled to receive the input signal.Type: GrantFiled: September 21, 1999Date of Patent: August 14, 2001Assignee: Motorola, Inc.Inventors: Dimitris C. Pantelakis, Wai Tong Lau
-
Patent number: 6255888Abstract: In a level shift circuit, when a signal at a low voltage signal level applied at the signal input terminal changes from a LOW to a HIGH level, an inverter is boosted in input voltage level by a voltage booster on the basis of the voltage of a capacitor element charged through a diode element and on the basis of the input signal variation such that the inverter assumes an input voltage level above the aforesaid low voltage signal level. This enables the inverter to perform an inversion operation without fail and the signal output terminal provides a HIGH level signal at a high voltage. In addition, when the input signal changes from HIGH to LOW, an input of the inverter is pulled down directly by an N-channel transistor coupled to a ground power source to LOW. Accordingly, also in this case, the inverter performs an inversion operation without fail.Type: GrantFiled: March 19, 1999Date of Patent: July 3, 2001Assignee: Matsushita Electric Industrial, Co., Ltd.Inventor: Katsuji Satomi
-
Patent number: 6252423Abstract: An interface circuit functions as a so-called voltage tolerant circuit to which signals may be applied from, for example, a 3.3-V internal source or from an external source operating with a supply voltage greater than the internal source, for example, a 5-V source. By eliminating a floating voltage state in the internal circuits, problem-causing current leaks can be prevented in substantially all operating modes, that is, in any signal input or output mode, and in any voltage transition state, that is, irrespective of the sequence in which, for example, 0-V, 3.3-V, and 5-V signals are applied.Type: GrantFiled: September 29, 2000Date of Patent: June 26, 2001Assignee: Seiko Epson CorporationInventor: Masayuki Oshima
-
Patent number: 6252424Abstract: To prevent a deadlock in a latch circuit for deciding an input state of an SDA terminal in a system initialization state. An input/output control circuit 5 for always determining a data state in the system initialization state is provided.Type: GrantFiled: June 18, 1999Date of Patent: June 26, 2001Assignee: Seiko Instruments Inc.Inventors: Yasunobu Matsumoto, Haruyoshi Fujii
-
Patent number: 6249145Abstract: In a level conversion circuit mounted in an integrated circuit device using a plurality of high- and low-voltage power supplies, the input to the differential inputs are provided. In a level-down circuit, MOS transistors that are not supplied with 3.3 V between the gate and drain and between the gate and source use a thin oxide layer. In a level-up circuit, a logic operation function is provided.Type: GrantFiled: December 11, 1998Date of Patent: June 19, 2001Assignees: Hitachi, Ltd., Hitachi ULSI Systems Co., Ltd.Inventors: Kazuo Tanaka, Hiroyuki Mizuno, Rie Nishiyama, Manabu Miyamoto
-
Patent number: 6242962Abstract: A level shift circuit has plural level shift stages connected in series between an input node and an output node for producing an output signal, and a first level shift stage, an intermediate level shift stage and a final level shift stage produce a first intermediate signal changed between a positive power level and a first negative level from an input signal changed between the positive power level and the ground level, a second intermediate signal changed between the ground level and the first negative level from the first intermediate signal and an output signal changed between the ground level and a second negative level twice large in absolute value than the first negative level, thereby preventing the component field effect transistors from the large potential difference between the positive power level and the second negative level.Type: GrantFiled: September 15, 1998Date of Patent: June 5, 2001Assignee: NEC CorporationInventor: Hironori Nakamura
-
Patent number: 6229373Abstract: The invention relates to a level shifter coupled to a circuit of a predetermined value, includes a differential amplifier with a first input coupled to the reference voltage and a second input receiving an intermediate voltage; a low impedance source providing the reference voltage; and a first operational amplifier providing the intermediate voltage from an input voltage. The output of the low impedance source is directly connected to the first input of the differential amplifier and the gain of the first operational amplifier is set to obtain a desired ratio between the reference voltage and the intermediate voltage.Type: GrantFiled: December 18, 1997Date of Patent: May 8, 2001Assignee: SGS-Thomson Microelectronics Pte. Ltd.Inventor: Solomon Ng
-
Patent number: 6218858Abstract: A programmable input/output structure comprised of three input circuits and one output circuit coupled to the pin of an FPGA with the input circuits and output circuits being selectively enabled by programming bits so that input signals may be accepted from TTL, GTL, GTLP, LVPECL or LVDS type external circuits. The programming bits can also selectively enable an output driver to simultaneously drive the same pin of the FPGA as an output with signals which are either TTL or GTL or GTLP compatible. Further, the slew rate of the output driver is programmable between slow, medium or fast.Type: GrantFiled: January 27, 1999Date of Patent: April 17, 2001Assignee: Xilinx, Inc.Inventors: Suresh Manohar Menon, Yogendra Kumar Bobra, Atul V. Ghia, Arch Zaliznyak
-
Patent number: 6218863Abstract: A dual mode I/O interface circuit compatible with either GTL logic signals or traditional CMOS logic signals comprises a connection node with a differential sense amplifier having one input coupled to the connection node, and the other input coupled to a reference voltage. Pull-up and pull-down circuits are coupled to the connection node. Logic circuitry is coupled to the gate of the at least one P-type field-effect transistor of the pull-up circuit, and the gate of the at least one N-type field-effect transistor of the pull-down circuit to control the conductivity of the field-effect transistors. In this manner, a first representation of the input signal compatible with GTL logic signals as provided at the connection node when the mode signal is asserted, and a second representation of the input signal compatible with CMOS logic levels as provided at the connection node when the mode signal is deasserted.Type: GrantFiled: April 12, 1999Date of Patent: April 17, 2001Assignee: Intel CorporationInventors: Pochang Hsu, Ravi Nagaraj
-
Patent number: 6201429Abstract: An improved level shifter circuit that toggles a “flying Flip-Flop” comprising a cross-coupled inverter pair with control devices driven out of phase through a pair of cascode transistors. The cross-coupled inverter pair provides pull-up to the positive rail, clamping to a High Side-Common (HSC), and providing Hysteretic Switching. The cascode transistors restrict the pull-down of the control devices, thereby preventing continuous current conduction.Type: GrantFiled: May 20, 1999Date of Patent: March 13, 2001Assignee: Analog Microelectronics, Inc.Inventor: Bruce Rosenthal
-
Patent number: 6194945Abstract: A receiver circuit has a high threshold of 3.3÷2 volts and maximum noise margin. This is achieved by making two transistors in the receiver have channel resistances, under the condition whereas input line carries 3.3÷2 volts and a control line carries 0 volts, that generate an output signal as a first resistance ratio which when multiplied by a supply voltage equals 3.3÷2 volts. Further, the receiver also has a low threshold of 2.5÷2 volts and maximum noise margin. This is achieved by making the above two transistors, plus two other transistors in the receiver, have respective channel resistances under the condition where the input line carries 2.5÷2 volts and the control signal line carries 3.3 volts, that generate the output signal as a second resistance ratio which when multiplied by the supply voltage again equals 3.3÷2 volts.Type: GrantFiled: November 2, 1995Date of Patent: February 27, 2001Assignee: Unisys CorporationInventor: Hamid Bahramzadeh
-
Patent number: 6175249Abstract: A logic level converter for translating CMOS logic signals to into differential logic signal pairs such as those associated with ECL levels. The converter includes a first converter branch coupled to the switchable CMOS level input and it provides a first switchable translated output. A second converter branch is not coupled to the input nor is it coupled to the first converter branch. The second converter branch provides a fixed reference signal output around which the output of the first converter branch switches. Changes in the input signal to the first converter branch cause its output potential to be more than or less than the potential of the fixed reference signal supplied by the second converter branch. The components of the respective branches may be tailored to position the fixed signal at a selectable level and to define the differential between the two output signals.Type: GrantFiled: January 29, 1999Date of Patent: January 16, 2001Assignee: Fairchild Semiconductor Corp.Inventor: Trenor F. Goodell
-
Patent number: 6172524Abstract: There is disclosed a data input buffer for buffering external input signals into signals suitable for internal signals in a semiconductor memory device. The data input buffer includes switching means controlled by first and second determination signals; and a buffering circuit which is operated as a SSTL buffer or a LVTTL buffer according to the operation of the switching means.Type: GrantFiled: June 29, 1999Date of Patent: January 9, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Kyu Seok Cho
-
Patent number: 6166580Abstract: A voltage-buffer circuit for changing an input signal at a first voltage range to an output signal at a second voltage range. In one embodiment, the voltage-buffer circuit is comprised of an input lead for receiving an input signal at a first voltage range, a plurality of transistors coupled to the input lead, and an output lead coupled to the plurality of transistors. The purpose of the transistors is to convert the input signal at the first voltage range to an output signal at a second voltage range. The output lead is for receiving the output signal at the second voltage range from said plurality of transistors. The plurality of transistors are arranged into a plurality of stages, with at least one of the transistors having a gate oxide of a first thickness and at least one of the transistors having a gate oxide of a second thickness, where the first thickness is less than said second thickness.Type: GrantFiled: December 18, 1998Date of Patent: December 26, 2000Assignee: VLSI Technology, Inc.Inventor: D. C. Sessions
-
Patent number: 6163179Abstract: A single-end-input voltage level transfer is provided to transfer a first signal into a second signal. The voltage level transfer has a first, a second, a third, and a fourth transistors, a first inverter, and a second inverter, in which the first transistor is an NMOS transistor and the other three are PMOS transistors. A first transistor source is coupled to the first signal. An input end of the first inverter is coupled to a first transistor drain. An output end of the first inverter is coupled to an input end of the second inverter, which exports the second signal. A second transistor source is coupled to a first power source, and a second transistor drain is coupled to a first transistor gate. A second transistor gate is controlled by a complementary second signal. A third transistor source is coupled to a second power source, and a third transistor drain is coupled to the first transistor gate. A third transistor gate is controlled by the second signal.Type: GrantFiled: April 5, 1999Date of Patent: December 19, 2000Assignee: VIA Technologies, Inc.Inventors: Jincheng Huang, Ta-Hsiu Huang, Yuangtsang Liaw
-
Patent number: 6154084Abstract: A method for switching high positive or negative voltages to an output terminal of a circuit configuration includes connecting a series circuit of a first p-channel transistor and a first n-channel transistor between terminals for the two voltages. Gates of the two transistors are connected through load paths of transistors of the other respective conduction type to first and third input terminals. Gates of the transistors of the other conduction type are respectively connected to second and fourth input terminals. The first p-channel transistor and the first n-channel transistor can each be locked through load paths of transistors of the same conduction type which are connected between their gate terminals and the respective terminals for the high positive and high negative potential, and the gates of the transistors of the same conduction type are connected to the output terminal.Type: GrantFiled: July 9, 1997Date of Patent: November 28, 2000Assignee: Infineon Technologies AGInventor: Josef Winnerl
-
Patent number: 6144221Abstract: An interface circuit functions as a so-called voltage tolerant circuit to which signals may be applied from, for example, a 3.3-V internal source or from an external source operating with a supply voltage greater than the internal source, for example, a 5-V source. By eliminating a floating voltage state in the internal circuits, problem-causing current leaks can be prevented in substantially all operating modes, that is, in any signal input or output mode, and in any voltage transition state, that is, irrespective of the sequence in which, for example, 0-V, 3.3-V, and 5-V signals are applied.Type: GrantFiled: June 18, 1999Date of Patent: November 7, 2000Assignee: Seiko Epson CorporationInventor: Masayuki Oshima
-
Patent number: 6130541Abstract: An adaptive output driver includes circuitry for sensing the capacitive loading of a driver circuit and then adjusting the drive output so that the output signal possess a desired slew rate. In one embodiment, the circuit of the present invention includes a capacitance sensor, a control circuit, and an output driver. The capacitance sensor measures the unknown load capacitance. The control circuit generates a control signal in response to the capacitive load measurement. The output driver receives the control signal and in response produces an output level which when supplied to the capacitive load produces an output signal having the desired slew rate.Type: GrantFiled: June 15, 1998Date of Patent: October 10, 2000Assignee: International Microcircuits Inc.Inventor: Ismail H. Ozguc
-
Patent number: 6121794Abstract: A CMOS buffer circuit isolates the low voltage CMOS logic gate from high voltage components on the chip and in the environment. The CMOS buffer circuit uses high voltage npn bipolar transistors with at least two P implants in the N- well serving as the base. The processing of the npn bipolar transistors uses an extra mask for the additional P implant, but advantageously does not require a thicker oxide growth. A CMOS output buffer circuit includes two high voltage npn bipolar transistors connected between the high voltage supply, e.g., 5.0 volts, and ground. The two bipolar transistors are driven by complementary signals generated by an inverter circuit or an emitter coupled logic circuit. The inverter circuit or emitter coupled logic circuit receive an input signal from the CMOS logic gate, which is connected between the low voltage supply, e.g., 1.8 to 3.3 volts, and ground.Type: GrantFiled: November 24, 1998Date of Patent: September 19, 2000Assignee: National Semiconductor CorporationInventor: Ashok Kapoor
-
Patent number: 6107857Abstract: A level converting circuit converts the level of an input signal to a positive or a negative level according to a power source voltage for supplying a voltage of a reference level for the input signal. In the level converting circuit, a first transistor has a source supplied with a first voltage, and a drain supplied with a second voltage via a loading circuit. Conduction and cutoff of the first transistor is determined on the basis of the signal level of an input signal supplied via a signal input terminal. The drain voltage is supplied as a signal to an output circuit. The output circuit is supplied via a power source terminal with a third voltage, and via another power source terminal with a fourth voltage. Conduction and cutoff of a transistor of the output circuit is determined on the basis of the signal level of the signal supplied to the output circuit, and the third and fourth voltages are selectively outputted as an output signal of the output circuit.Type: GrantFiled: January 23, 1998Date of Patent: August 22, 2000Assignee: Sharp Kabushiki KaishaInventors: Yukihisa Orisaka, Hideki Morii
-
Patent number: 6087881Abstract: A dual stage voltage level predrive circuit for an integrated circuit chip including two level shifter stages in series. The voltage level shifting circuit uses single dielectric layer devices and three bias supply circuits each providing a different DC bias voltage for distributing bias voltages among the devices such that dielectric voltage stress across single dielectric layers is reduced. The first stage of the level shifting circuit receives a first input signal having a first voltage swing, converts the first voltage swing to a second voltage swing and provides a first output signal corresponding to the first input signal and having the second voltage swing. The second stage of the level shifting circuit receives the first output signal from the first stage, converts the second voltage swing to a third voltage swing and provides a final output signal having the third voltage swing.Type: GrantFiled: July 23, 1998Date of Patent: July 11, 2000Assignee: International Business Machines CorporationInventors: Francis Chan, Jeffrey H. Sloan, Douglas W. Stout
-
Patent number: 6087851Abstract: A semiconductor device can be configured for compatibility with different system level interfaces, e.g., LVTTL or SSTL, after assembly, thereby eliminating the need for bonding options and reducing the cost of manufacturing the device. The device includes an interface dependent circuit that operates with a selected interface in response to one or more interface enable signals. Several alternative embodiments include interface control circuits and mode register circuits for generating the interface enable signals responsive to a row address and control signals such as RAS, CAS, WE, and CS. Some embodiments also include a switching network that allows an input buffer to use an internally generated reference voltage for one interface and an externally applied reference voltage for a second interface.Type: GrantFiled: April 30, 1998Date of Patent: July 11, 2000Assignee: Samsung Electronics, Co., Ltd.Inventors: Chi-wook Kim, Kyung-woo Kang
-
Patent number: 6066975Abstract: A voltage level converter circuit having an input section and a driver section. A gate of a driver field effect transistor that is connected to an output terminal is directly driven by an input side field effect transistor that has a gate connected to an input terminal so as to allow the level converter circuit to exhibit high speed logic level conversion operations. The input section includes two series connections of transistors that are variously connected between converted voltages and original voltages.Type: GrantFiled: May 13, 1998Date of Patent: May 23, 2000Assignee: NEC CorporationInventor: Tatsuya Matano
-
Patent number: 6028468Abstract: A level shift circuit for a voltage input signal (S, SN) presenting at least a first and a second high-voltage levels, the circuit comprising two parallel branches, each formed by a current modulator and a signal converter. The current modulators are supplied with two signals in phase opposition to each other, and generate current signals whose value depends on the level of the respective input signal; and the signal converters convert the current signals into ground-related voltage signals. The signal converters together form a single-ended differential circuit, the output of which therefore presents a low-voltage digital signal which can be processed by normal digital circuits and is unaffected by noise or variations in supply voltage.Type: GrantFiled: November 15, 1996Date of Patent: February 22, 2000Assignee: STMicroelectronics S.r. l.Inventors: Pietro Menniti, Aldo Novelli
-
Patent number: 6005432Abstract: A voltage level shift system transitions a voltage signal between two components and includes a first inverter, a signal pass subsystem, a pull-up transistor, a second inverter, and a third inverter. The first inverter is coupled to the signal pass subsystem. The signal pass subsystem is coupled to the pull-up transistor, the second inverter, and the third inverter. The signal pass subsystem includes a first passgate and a second passgate. When an input voltage transitions from a logic low to a logic high, the first inverter inverts the logic high input signal to a logic low and passes this signal through the passgate subsystem. The second inverter receives the logic low signal and immediately inverts it to transition the output signal from a low logic to a logic high. The logic high output signal, turns off the pull-up transistor.Type: GrantFiled: April 1, 1998Date of Patent: December 21, 1999Assignee: S3 IncorporatedInventors: Xiaoyi Guo, Nalini Ranjan
-
Patent number: 6002290Abstract: A crisscross level shifter comprising a pull-down circuit configured as a pair of cascode amplifiers and a crisscross pull-up circuit. The cascode amplifiers are enhanced by a feedforward circuit coupling, for both amplifiers, the input of one cascode amplifier to the output of the other cascode amplifier.Type: GrantFiled: December 23, 1997Date of Patent: December 14, 1999Assignees: Sarnoff Corporation, Sharp CorporationInventors: Leslie Ronald Avery, Peter D. Gardner
-
Patent number: 5990700Abstract: An input buffer circuit includes a plurality of paths having a different threshold voltage, respectively, a comparator for comparing an output value of the paths, a switch for determining operation of the input buffer circuit based on an output value of the comparator, and a latch coupled to the switch. The input buffer circuit and method for using same maintains a previous output value to improve a noise margin of the input buffer circuit and to improve the stability of input buffer circuit operation.Type: GrantFiled: October 22, 1997Date of Patent: November 23, 1999Assignee: LG Semicon Co., Ltd.Inventor: Chun Seong Park
-
Patent number: 5923187Abstract: The invention offers a data transmission device comprising two lines A and B through which digital data flow whose logic levels are defined for each line A or B by potentials taken off positive supply terminals Va or Vb and negative supply terminals Gnda and Gndb of said line A or B, and an interface module 100 which forms the link between the lines A and B. The interface module 100 comprises two management devices, Ga and Gb, dedicated each to one transmission line A or B. The interface module 100 also comprises two devices called potential monitoring devices, Ca and Cb, each monitoring one transmission line A or B. Each monitoring device Ca or Cb has an input called control input INCA or INCB and comprises means for reproducing on the line it controls, A or B, a data defined by a signal received on said control input INCA or INCB. Each management device Ga or Gb comprises means for permitting it to be disabled by the other management device Gb or Ga.Type: GrantFiled: January 17, 1997Date of Patent: July 13, 1999Assignee: U.S. Philips CorporationInventor: Philippe Maugars
-
Patent number: 5912563Abstract: Extended trinary signal apparatus includes window comparator logic having first and second inputs for first and second trinary input signals, wherein each the trinary input signal can be a high, low or mid state, and an output for outputting signals dependent on the states of the first and second trinary input signals. A switch, which is connected to one of the first and second inputs, can be selectively activated in one phase to set the one of the first and second inputs to a state other than the mid state and can be inactive in another phase. Control logic is responsive to output signals from the window comparator output during the one and the other phase to provide extended trinary decoding of the trinary input signals.Type: GrantFiled: May 22, 1997Date of Patent: June 15, 1999Assignee: Sun Microsystems, Inc.Inventor: Paul Jeffrey Garnett