Interface (e.g., Current Drive, Level Shift, Etc.) Patents (Class 326/62)
-
Patent number: 7521966Abstract: A USB transmitter 3.3V output stage includes a PMOS cascode transistor connected between a PMOS pullup transistor and a USB port data pin, an NMOS cascode transistor connected between an NMOS pulldown transistor and the data pin, and an output driver circuit that generates a pullup signal range of 0.8V to 3.3V, and a pulldown signal range of 0V to 2.5V, whereby the pullup and pulldown transistors are subjected to 2.5V gate-to-source potentials. A protection/bias circuit biases the PMOS cascode transistor during normal operation such that the pullup resistance matches the pulldown resistance, and turns off the PMOS cascode transistor to shut off the pullup path during a 5V short condition. N-wells of the PMOS pullup and cascode transistors are connected to the 3.3V supply via a resistor.Type: GrantFiled: May 31, 2006Date of Patent: April 21, 2009Assignee: Synopsys, Inc.Inventors: Euhan Chong, Dino A. Toffolon
-
Patent number: 7521970Abstract: A high voltage tolerant input buffer capable of operating across wide range of power supply, including low power supply voltages, dynamically controls the gate voltage of an NMOS pass transistor by sensing the incoming high voltage signal at the pad and dynamically controlling the gate bias voltage of NMOS pass transistor.Type: GrantFiled: March 8, 2007Date of Patent: April 21, 2009Assignee: STMicroelectronics Pvt. Ltd.Inventors: Ranjeet Kumar Gupta, Abhishek Katiyar
-
Patent number: 7511553Abstract: The invention relates to a current controlled level shifter which has an input stage having an input for supplying an input signal and having first and second outputs for providing a first and a second control current. A first shifter stage is connected to the outputs of the input stage and is designed to produce an output signal which is dependent on the first and second control currents. A feedback path is designed to provide at least one feedback signal which is dependent on the output signal and to supply it to the input stage. The input stage is designed to compare the input signal with the at least one feedback signal and to set the amplitudes of the control currents on the basis of this comparison.Type: GrantFiled: March 27, 2007Date of Patent: March 31, 2009Assignee: Infineon Technologies AGInventor: Marcus Nuebling
-
Patent number: 7511552Abstract: A method, apparatus and/or system of a level shifter circuit having a structure to reduce fall and rise path delay is disclosed. In one embodiment, a level shifter circuit comprise a first set of sequentially coupled pull-up and pull-down sub-circuits cross coupled to a second set of sequentially pull-up and pull-down sub-circuits to generate a positive feedback loop; an output node coupled to a shared node between the first pull-up and pull-down sub-circuits through an output inverter; a pull-up NMOS transistor with a gate contact coupled to the input of the second set, a source contact coupled to an input of the output inverter and a drain contact coupled to the output voltage of the level shifter circuit; and a pull-down NMOS transistor with a gate contact coupled to the input of the second set, a drain contact coupled to an output of the output inverter and a source contact coupled to a ground.Type: GrantFiled: June 15, 2006Date of Patent: March 31, 2009Assignee: Texas Instruments IncorporatedInventors: Shahid Ali, Satheesh Balasubramanian, Sujan Manobar
-
Patent number: 7511556Abstract: The present invention discloses a multi-function circuit module having voltage level shifting function and data latching function via switching a plurality of switch elements. The multi-function circuit module includes a first circuit module, a fourth switch element, and a fifth switch module, wherein the first circuit module further includes a first switch module, a second switch module, and a third switch module. The multi-function circuit module can substantially reduce the circuit layout area. For example, when the multi-function circuit module of the present invention is applied in a source driving chip circuit, the multi-function circuit module can replace the original low-to-high voltage level shifting circuit and data latching circuit, so as to attain the purpose of reducing the chip area.Type: GrantFiled: August 24, 2007Date of Patent: March 31, 2009Assignee: ILI Technology Corp.Inventors: Ming-Huang Liu, Wei-Shan Chiang, Chen-Hsien Han, Chi-Mo Huang
-
Publication number: 20090072859Abstract: A bi-directional buffer is provided. The buffer includes a driver, a receiver, and a circuitry configured to select a driving mode in response to detecting a first condition and to select a receiving mode in response to detecting a second condition. The driving mode has a first impedance and the receiving mode has a second impedance. The second impedance is partially contributed from the driver.Type: ApplicationFiled: September 18, 2008Publication date: March 19, 2009Applicant: MEDIATEK INC.Inventor: Jao Che Yuan
-
Patent number: 7501875Abstract: A design for a high speed differential voltage level shifter circuit arrangement utilizes both PFETs and NFETs controlled by inputs to determine the state of the outputs, which minimizes or eliminates contention on internal nodes when switching from one state to another. As a result, the design minimizes the adverse affects of mismatched NFET and PFET device strengths, and facilitates usage at high frequencies and for level shifting to a range of output voltage levels. The design is also adaptable for use in level shifting to higher or lower output voltages.Type: GrantFiled: September 28, 2007Date of Patent: March 10, 2009Assignee: International Business Machines CorporationInventors: David Jia Chen, William Frederick Lawson
-
Publication number: 20090051389Abstract: Described are systems that employ configurable on-die termination elements that allow users to select from two or more termination topologies. One topology is programmable to support rail-to-rail or half-supply termination. Another topology selectively includes fixed or variable filter elements, thereby allowing the termination characteristics to be tuned for different levels of speed performance and power consumption. Termination voltages and impedances might also be adjusted.Type: ApplicationFiled: October 21, 2008Publication date: February 26, 2009Inventor: Huy Nguyen
-
Publication number: 20090051388Abstract: Sequential circuitry comprising a data input, a data output, a clock signal input and a clamp signal input is disclosed. The sequential circuitry is arranged to clock a data signal received at said data input into said sequential circuitry in response to a clock signal received at said clock signal input, and to output a data signal from said sequential circuitry at said data output in response to said clock signal. The sequential circuitry is responsive to a predetermined value at said clamp signal input to switch to a low power mode and to set said data output to a forced value, while retaining said sequential state within said circuitry, said forced value being selected to reduce leakage power from combinatorial circuitry arranged to receive said output data signal.Type: ApplicationFiled: February 20, 2008Publication date: February 26, 2009Applicant: ARM LimitedInventor: David Walter Flynn
-
Patent number: 7495483Abstract: An input buffer for CMOS integrated circuits using sub-micron CMOS technology is affected by the presence of high voltage between various ports of a device. An improvement for such a buffer provides an input voltage limiting circuit making the device mode tolerant to high voltages while using low voltage tolerant CMOS devices. This improvement also reduces the switching level uncertainty due to manufacturing process variations by adding compensation devices to a first inverter stage in the input buffering stage so as to increase noise margin. A hysteresis characteristic is produced by the circuit thus reducing the effect of manufacturing process variation. The circuit can be easily interfaced to other blocks and safely operates in conjunction with relatively high voltage CMOS technology circuitry while achieving the high-speed advantage of thin gate oxide. Low power consumption is achieved by avoiding the possibility of DC current flow in the circuitry.Type: GrantFiled: June 27, 2006Date of Patent: February 24, 2009Assignee: STMicroelectronics Pvt. Ltd.Inventors: Niraj Kumar, Vinayak Agrawal, Paras Garg
-
Patent number: 7495475Abstract: A drive circuit includes a load circuit, first and second series circuits, a bias circuit, and first and second voltage applying units. The load circuit is arranged between first and second nodes. The first series circuit is arranged between a first power supply node for supply of a first voltage and a second power supply node for supply of a second voltage. The first series circuit includes a first first-type transistor and a first second-type transistor connected in series with the first node therebetween. The second series circuit includes a second first-type transistor and a second second-type transistor connected in series with the second node therebetween. The bias circuit generates a first bias voltage to bias the first and second first-type transistors and generates a second bias voltage to bias the first and second second-type transistors. The first and second voltage applying units each include a plurality of switches.Type: GrantFiled: August 17, 2007Date of Patent: February 24, 2009Assignee: Sony CorporationInventor: Toshio Suzuki
-
Patent number: 7492189Abstract: A current mode bus interface system includes a host interface device configured to transmit a reference current and a clock current, and to transmit a data current during a first transfer mode, and to receive a reverse direction data current and compare the reverse direction data current with the reference current to generate a reverse direction data voltage during a second transfer mode; and a client interface device configured to receive the reference current and the clock current and compare the reference current with the clock current to generate a clock voltage, to receive the data current and compare the data current with the reference current to generate a data voltage during the first transfer mode, and to transmit the reverse direction data current through a conducting wire over which the data current is received during the second transfer mode.Type: GrantFiled: February 17, 2006Date of Patent: February 17, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Uk Park
-
Patent number: 7479804Abstract: A first converter circuit converts a state signal, whose level is constant or slowly varies during a predetermine period of time, into a pulse signal to allow the signal to propagate across an electrically insulating area. A second converter circuit converts the pulse signal, which has propagated through an insulating circuit, into the original state signal or a signal having the same characteristics as the original state signal.Type: GrantFiled: August 7, 2006Date of Patent: January 20, 2009Assignee: Hitachi, Ltd.Inventors: Fumio Murabayashi, Takashi Sase, Mutsumi Kikuchi, Atsuo Watanabe, Masatsugu Amishiro, Kenji Tabuchi
-
Patent number: 7474138Abstract: A level shift circuit operates normally when amplitude of input signal is small and amplitude of output signal is large. First and second terminals receive an input signal and its complementary signal having a first amplitude. Third and fourth terminals output an output signal and its complementary signal having a second amplitude, which is larger than the first amplitude. Output circuit comprises first and second transistors of first polarity respectively connected between first power supply and fourth and third terminals, respectively. Third and fourth transistors of second polarity, respectively, are connected between second power supply and fourth and third terminals, respectively, having control ends connected to the third and the fourth terminals, respectively. First current control circuit controls so that a current driving the fourth terminal flows through the first transistor according to the input signal and the complementary signal of the output signal.Type: GrantFiled: December 27, 2006Date of Patent: January 6, 2009Assignee: NEC CorporationInventors: Hiroshi Tsuchi, Daigo Miyasaka
-
Publication number: 20090002017Abstract: A compensated buffer circuit operative in one of at least a first mode and a second mode includes a plurality of output blocks and a plurality of predrivers, each of the predrivers having an output connected to an input of a corresponding one of the output blocks. Respective outputs of the output blocks are connected together and form an output of the buffer circuit. The output blocks are arranged in a sequence and are binary weighted such that a drive strength of a given one of the output blocks is about twice as large as a drive strength of an output block immediately preceding the given output block. Each of the predrivers selectively enables the corresponding output block connected thereto as a function of a control signal supplied to the predriver for compensating the buffer circuit for PVT variations to which the buffer circuit may be subjected.Type: ApplicationFiled: June 26, 2007Publication date: January 1, 2009Inventors: Dipankar Bhattacharya, Gregg R. Harleman, Makeshwar Kothandaraman, John C. Kriz, Bernard L. Morris
-
Patent number: 7466183Abstract: The present invention discloses a level shift circuit and a control pulse shaping unit therewith. A level shift circuit for transition of a low-voltage input signal into a high-voltage output signal, the circuit comprising two pairs of transistors and a control unit. Two pairs of transistors, wherein the transistors in one of the pairs are both turned on in response to the input signal so that a voltage on a reference voltage node is coupled to a gate of one of the transistors in the other pair; a control unit decoupling a reference voltage from the reference voltage node during a first phase, and partially and fully coupling the reference voltage to the reference voltage node respectively during a second and third phases.Type: GrantFiled: December 19, 2006Date of Patent: December 16, 2008Assignee: Himax Technologies LimitedInventor: Yu-Jui Chang
-
Publication number: 20080303549Abstract: A data transmitting method for transmitting a software version data from a power IC to a controlling IC is provided. Firstly, a request signal is transmitted to a second pin of the power IC from a data pin of the controlling IC. Next, an acknowledge signal is transmitted to the data pin from the second pin. Then, a first pin of the power IC is enabled by a clock pin of the controlled IC. Lastly, the software version data is transmitted to the data pin from the second pin of the power IC.Type: ApplicationFiled: June 6, 2008Publication date: December 11, 2008Applicant: INVENTEC CORPORATIONInventor: Ming-Chin Wu
-
Publication number: 20080297198Abstract: A two-wire transmitter for receiving power supply from an external circuit through two transmission lines and also transmitting a current signal based on the measurement value of a sensor includes a current control section to which a voltage is supplied from an external circuit, for controlling the current value of the current signal based on an electric signal responsive to the measurement value of the sensor, if current consumption of the two-wire transmitter becomes smaller than the current value of the current signal, the current control section for charging and if the current consumption becomes larger than the current value of the current signal, the current control section for discharging; a computation control section for outputting the electric signal to the current control section and also outputting a setting signal based on predetermined computation processing information; a clock supply circuit for controlling the frequency of a clock signal based on the setting signal and supplying the clock sigType: ApplicationFiled: March 31, 2008Publication date: December 4, 2008Applicant: Yokogawa Electric CorporationInventor: Dai Katoh
-
Patent number: 7459938Abstract: Transmission of digital signals across a bus between an electronic device having a transmitter and another electronic device having a receiver with termination for both the transmitter and receiver being referenced to ground, such that the electronic device having the transmitter and the other electronic device having the receiver are able to be powered with differing decoupled voltages, such that the voltage employed by the electronic device having the transmitter is able to be lower than the voltage employed by the other electronic device having the receiver, and wherein the electronic device having the transmitter may transmit addresses and/or commands to the other device having the receiver using single-ended signaling, while both electronic devices may exchange data using differential signaling.Type: GrantFiled: September 8, 2006Date of Patent: December 2, 2008Assignee: Intel CorporationInventors: Hing Yan To, Joe Salmon
-
Publication number: 20080278198Abstract: A buffer that is state-aware and/or node-oriented. In a state-aware buffer, one or more operations relating to a state can be performed. In a node-oriented buffer, instances of a node can be accessed without regard to an object structure in which the instance is included.Type: ApplicationFiled: May 10, 2007Publication date: November 13, 2008Inventors: Henrik Saterdag, Renzo Colle, Daniel Zoch
-
Patent number: 7449917Abstract: A level shifting circuit for a semiconductor device comprises a controller, a level shifting portion, and a driving portion. The controller is adapted to level shift a power converting input signal having a first voltage level to generate a pair of control signals having different logic levels from each other. One of the pair of control signals has a second voltage level that is different from the first level. The level shifting portion is adapted to level shift an input signal having the first voltage level to generate a level shifter output signal having the second voltage level or a third voltage level depending on the respective logic levels of the pair of control signals. The driving portion is adapted to drive an output signal with the second or third voltage level based on the voltage level of the level shifter output signal.Type: GrantFiled: November 30, 2006Date of Patent: November 11, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Kwun-Soo Cheon
-
Patent number: 7446568Abstract: An integrated circuit includes a current mirror circuit for providing a current at an output end, a power-down switch coupled to the output end of the current mirror circuit for controlling access of the current generated by the current mirror circuit based on signals received at a control end of the power-down switch, and a compensating unit coupled to a bias end of the current mirror circuit and the power-down switch for stabilizing voltages at the bias end of the current mirror circuit.Type: GrantFiled: May 29, 2006Date of Patent: November 4, 2008Assignee: Himax Technologies LimitedInventors: Chin-Tien Chang, Chien-Ru Chen, Ying-Lieh Chen
-
Publication number: 20080265939Abstract: An interface circuit and an electronic device are used for expanding an output port of a micro processing unit. The interface circuit includes an input port electrically connected to the output port of the micro processing unit for receiving a control signals, and a plurality of output ports selectively driven to control external circuits by inputting different values of the control signal at the input port.Type: ApplicationFiled: November 2, 2007Publication date: October 30, 2008Applicants: HON HAI PRECISION INDUSTRY CO., LTD., HONG FU JIN PRECISION INDUSTRY (ShenZhen) CO., LTDInventors: LIN-KUN DING, XIANG-PING ZHOU, JIANG-FENG SHAN, SHIH-FANG WONG
-
Patent number: 7436208Abstract: A carry circuit having a power-save mode and a method for reducing power consumption of an integrated circuit are described. A power-save input is selected for control select signaling. A voltage level input is selected as an initial carry input. The initial carry input is propagated through a carry stage responsive to the carry input and the control select signaling. The carry stage is placed in a first non-switching steady state mode responsive to the propagating of the initial carry input through the carry stage.Type: GrantFiled: July 17, 2006Date of Patent: October 14, 2008Assignee: Xilinx, Inc.Inventor: Tien Duc Pham
-
Publication number: 20080218210Abstract: Hybrid switching devices integrate nanotube switching elements with field effect devices, such as NFETs and PFETs. A switching device forms and unforms a conductive channel from the signal input to the output subject to the relative state of the control input. In embodiments of the invention, the conductive channel includes a nanotube channel element and a field modulatable semiconductor channel element. The switching device may include a nanotube switching element and a field effect device electrically disposed in series. According to one aspect of the invention, an integrated switching device is a four-terminal device with a signal input terminal, a control input terminal, a second input terminal, and an output terminal. The devices may be non-volatile. The devices can form the basis for a hybrid NT-FET logic family and can be used to implement any Boolean logic circuit.Type: ApplicationFiled: October 30, 2007Publication date: September 11, 2008Inventor: Claude L. BERTIN
-
Publication number: 20080218211Abstract: A buffer circuit includes at least one part that is powered by a supply voltage by means of a first initialization transistor, and connected to the ground by means of a second initialization transistor. The circuit is capable of transferring, between an input and an output, an input signal including at least one rising edge and/or one falling edge. The circuit includes a first CMOS inverter, of which the input is connected to the input of the circuit, and of which the output is mounted in series with the input of a second CMOS inverter, with the output of the second CMOS inverter being connected to the output of the circuit. A circuit creates an overvoltage on one of the two inverters during operation.Type: ApplicationFiled: January 15, 2008Publication date: September 11, 2008Applicant: STMicroelectronics SAInventors: Sebastien Barasinski, Cyrille Dray
-
Publication number: 20080204075Abstract: An interface having internal conductors to transfer data between a sending circuit and a receiving circuit in an integrated electronic circuit, the receiving circuit including an input buffer capable of receiving data and an output terminal for sending to the sending circuit an item of extraction information on each extraction of a data word from the input buffer, and the sending circuit including an enable circuit capable of activating an enable signal according to an item of availability information representative of the memory space available in the input buffer. The item of availability information is updated in the sending circuit on each transmission of a data word or on each receipt of the item of extraction information.Type: ApplicationFiled: November 27, 2006Publication date: August 28, 2008Applicant: STMICROELECTRONICS S.A.Inventor: Gabriele Luculli
-
Publication number: 20080204076Abstract: A method for designing an integrated circuit, the method includes: providing an initial definition of a boundary scan register that includes identical super-cells adapted to be connected to multiple pin types; and determining the configuration of each super-cell by providing at least one pin type indication signal to each super-cell. An integrated circuit that includes a boundary scan super-cell, the boundary scan super-cell includes first circuitry adapted to be connected to at least one type of integrated circuit pin; characterized by further including a second circuitry, connected to first circuitry, wherein the second circuitry is adapted to receive at least one pin type indication signal and in response allows the boundary scan super-cell to be connected to at least one additional type of an integrated circuit pin.Type: ApplicationFiled: May 4, 2005Publication date: August 28, 2008Applicant: Freescale Semiconductor, Inc.Inventors: Erez Shaizaf, Kostya Korchomkin, Tal Mazor
-
Patent number: 7414429Abstract: The architecture of a programmable logic device (“PLD”) is modified in one or more of several respects to facilitate inclusion of high-speed serial interface (“HSSI”) circuitry in the PLD. For example, the HSSI circuitry is preferably located along one side of the device, taking the place of regular peripheral IO circuitry in that area. Certain portions of the core logic circuitry are modified to better interface with the HSSI circuitry.Type: GrantFiled: July 14, 2006Date of Patent: August 19, 2008Assignee: Altera CorporationInventors: In Whan Kim, Sergey Shumarayev, Tim Tri Hoang, Wilson Wong, Thungoc M. Tran
-
Patent number: 7411419Abstract: Systems and methods are disclosed herein to provide improved I/O techniques. For example, in accordance with an embodiment of the present invention, an integrated circuit includes a reference circuit adapted to receive a first reference signal and provide a second plurality of reference signals based on the first reference signal, with the reference circuit providing default voltage levels for the second plurality of reference signals if a first control signal is asserted. An input/output circuit, coupled to the reference circuit and to an output driver, receives the second plurality of reference signals to control the output driver to provide an output signal, with the output driver operated with the default voltage levels if the first control signal is asserted.Type: GrantFiled: August 9, 2005Date of Patent: August 12, 2008Assignee: Lattice Semiconductor CorporationInventors: Kiet Truong, Brad Sharpe-Geisler, Giap Tran, Bai Nguyen
-
Patent number: 7411439Abstract: A circuit for coupling a logic signal from a circuit input to a circuit output includes a parallel connection of a first circuit branch and a second circuit branch, wherein an inverter in the first branch powered as last inverter in this branch via first supply terminals, via which a first supply potential and a second supply potential are supplied, and an inverter in the second branch powered as first inverter in this branch via second supply voltage terminals, via which a second supply potential and a second reference potential are supplied, are adapted to receive the same logic value of the logic signal, wherein outputs of the two circuit branches are connected to each other and coupled to the circuit output. In such a circuit, propagation time differences of rising and falling edges, which may develop by fluctuation of various supply potentials, may be minimized.Type: GrantFiled: October 27, 2005Date of Patent: August 12, 2008Assignee: Infineon Technologies AGInventors: Martin Brox, Maksim Kuzmenka
-
Publication number: 20080186056Abstract: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.Type: ApplicationFiled: July 30, 2007Publication date: August 7, 2008Applicant: Altera CorporationInventors: Bonnie I. Wang, Chiakang Sung, Joseph Huang, Khai Nguyen, Philip Pan
-
Patent number: 7408544Abstract: A display device includes a pixel driver circuit. Each of level converter circuits in the pixel driver circuit has: an input terminal supplied with a signal swinging between a first voltage and a second voltage lower than the first voltage; a first first-conductivity-type transistor having a gate electrode coupled to the input terminal, and a source region coupled to ground; a second second-conductivity-type transistor having a gate electrode coupled to a drain region of the first transistor, a source region coupled to a power supply, and a drain region coupled to an output terminal; one circuit element among a diode, a resistor and a fourth second-conductivity-type transistor, coupled between the gate electrode of the second transistor and the power supply; a third first-conductivity-type transistor having a source region coupled to the input terminal, a drain region coupled to the output terminal, and a gate electrode supplied with a dc voltage.Type: GrantFiled: November 22, 2005Date of Patent: August 5, 2008Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Haruhisa Okumura, Yukihide Ode
-
Patent number: 7397273Abstract: Voltage level translation for open-drain circuitry is described. A logic isolation circuit includes a first buffer circuit configured for being switched between a first voltage transferable state and a first voltage non-transferable state. A first latch circuit is configured for being switched between a first reset state and a first non-reset state, the first reset state for setting the first latch circuit to a first reset condition. A second buffer circuit and second latch circuit are configured like the first buffer circuit and the first latch circuit. First and second input/output nodes are coupled to receive first and second logic level voltages, respectively. The first logic level voltage and the second logic level voltage are both for a same logic state, but the second logic level voltage is significantly greater than the first logic level voltage.Type: GrantFiled: July 11, 2006Date of Patent: July 8, 2008Assignee: Xilinx, Inc.Inventors: Mark Men Bon Ng, Scott Te-Sheng Lien
-
Publication number: 20080143759Abstract: A driving circuit unit outputting a driving signal includes an input unit, an assistant output unit and an output unit. The input unit is coupled to an input node and receives a start signal to make the input node have a potential. The assistant output unit receives a first clock signal to increase the potential of the input node. The output unit receives a second clock signal to increase the potential of the input node and outputs the driving signal. A gate driving circuit is also disclosed.Type: ApplicationFiled: July 9, 2007Publication date: June 19, 2008Applicant: AU OPTRONICS CORPORATIONInventors: Chih-Yuan Chien, Yu-Ju Kuo, Wan-Jung Chen
-
Publication number: 20080136451Abstract: A semiconductor integrated circuit device upon exiting from a low power mode, wakes up and re-initializes logic circuits so as to restore previous logic states of internal registers without disturbing input-output (I/O) configuration control and data states present at the time the low power mode was entered. Thus not distributing the operation of other devices connected to the semiconductor integrated circuit device previously in the low power mode. Once all internal logic and registers of the semiconductor integrated circuit device have been re-initialized, a “low power state wake-up and restore” signal may issue. This signal indicates that the I/O configuration control and data states stored in the I/O keeper cell at the time the integrated circuit device entered into the low power mode have been reinstated and control may be returned to the logic circuits and/or internal registers of the semiconductor integrated circuit device.Type: ApplicationFiled: February 13, 2008Publication date: June 12, 2008Applicant: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Michael Simmons, Igor Wojewoda
-
Publication number: 20080136450Abstract: A semiconductor integrated circuit device upon exiting from a low power mode, wakes up and re-initializes logic circuits so as to restore previous logic states of internal registers without disturbing input-output (I/O) configuration control and data states present at the time the low power mode was entered. Thus not distributing the operation of other devices connected to the semiconductor integrated circuit device previously in the low power mode. Once all internal logic and registers of the semiconductor integrated circuit device have been re-initialized, a “low power state wake-up and restore” signal may issue. This signal indicates that the I/O configuration control and data states stored in the I/O keeper cell at the time the integrated circuit device entered into the low power mode have been reinstated and control may be returned to the logic circuits and/or internal registers of the semiconductor integrated circuit device.Type: ApplicationFiled: December 12, 2006Publication date: June 12, 2008Applicant: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Michael Simmons, Igor Wojewoda
-
Publication number: 20080129337Abstract: Some embodiments of the invention provide a configurable integrated circuit (“IC”). This IC includes several configurable circuits for receiving configuration data and configurably performing a set of operations based on the configuration data. It also includes several hybrid circuits. Each particular hybrid circuit can interchangeably perform as either a logic circuit or an interconnect circuit in the configurable IC.Type: ApplicationFiled: October 31, 2007Publication date: June 5, 2008Inventors: Jason Redgrave, Brad Hutchings, Herman Schmit, Steven Teig
-
Patent number: 7382173Abstract: A level shift circuit with voltage pulling includes a voltage-pulling circuit and at least one inverter. The voltage-pulling circuit contains a capacitance element, a first switch receiving a first voltage and charging the capacitance element according to a first control signal, a second switch discharging the capacitance element and being able to generate a first input signal according to a second control signal, and a third switch receiving a second voltage and being able to generate the first input signal according to the first control signal. The at least one inverter conditions the first input signal and is coupled to the voltage-pulling circuit.Type: GrantFiled: December 4, 2006Date of Patent: June 3, 2008Assignee: Himax Technologies LimitedInventor: Yu Jui Chang
-
Patent number: 7382168Abstract: A buffer circuit operative at multiple power supply voltage levels includes first and second buffers, the first buffer being configured for operation with a first voltage source and the second buffer being operative with a second voltage source. The buffer circuit further includes a controllable isolation circuit. An output of the first buffer connects to an external pad of the buffer circuit, and an output of the second buffer connects to the pad via the isolation circuit. The buffer circuit is selectively operative in at least a first mode or a second mode in response to at least a first control signal. The isolation circuit is operative in the first mode to substantially isolate the second buffer from the external pad and is operative in the second mode to connect the output of the second buffer to the external pad.Type: GrantFiled: August 30, 2005Date of Patent: June 3, 2008Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John C. Kriz, Bernard L. Morris, Yehuda Smooha
-
Publication number: 20080122485Abstract: A semiconductor device includes an external pin, a control parameter decision circuit, and a register update circuit. The control parameter decision circuit includes a register and an output selector. The register is initialized in accordance with resetting of the semiconductor device. The output selector, according to a level value of an external input signal supplied via the external pin, selects one of a signal whose level value is set equal to a register value of the register and a signal whose level value is set opposite to the register value of the register, and outputs the selected signal as a control parameter signal. The register update circuit updates the register value of the register when a level value of the control parameter signal need be changed.Type: ApplicationFiled: December 26, 2006Publication date: May 29, 2008Inventors: Hidenari Nagata, Masanori Ishizuka, Tatsushi Otsuka
-
Publication number: 20080116933Abstract: An integrated circuit device includes data pads, I/O circuits, each of the I/O circuits respectively receiving a CMOS level data signal from one of the data pads, a high-speed I/F circuit block that includes a physical layer circuit and transfers data through a serial bus using differential signals, and a logic circuit block that receives signals from the high-speed I/F circuit block and the I/O circuits. At least some of the data pads are set to be shared pads, and first and second signals forming the differential signals are input to a receiver circuit of the physical layer circuit through the shared pads.Type: ApplicationFiled: November 13, 2007Publication date: May 22, 2008Applicant: SEIKO EPSON CORPORATIONInventor: Hisanobu Ishiyama
-
Patent number: 7368970Abstract: A level shifter circuit includes a level shifter unit and a latch unit. The level shifter unit receives two complementary input signals and converts the voltage levels of two complementary input signals. The latch unit latches the state of two output nodes before the low voltage supply is turned off. On condition that the low voltage supply is off, the level shifter circuit avoids current drainage and ensures the voltage level of the output. The invention has the advantages of small circuit size and being easy to design.Type: GrantFiled: June 20, 2006Date of Patent: May 6, 2008Assignee: Sunplus Technology Co., Ltd.Inventors: Meng-Jyh Lin, Ming-Zhe Liu
-
Patent number: 7365573Abstract: A mixed-voltage interface transfers signals serially between a pair of circuit blocks operating at different voltage levels in a semiconductor integrated circuit. Control, address, and data signals are multiplexed onto a common signal line. The number of necessary signal lines is thereby greatly reduced, as compared with parallel signal transfer, and a separate electrostatic discharge protection circuit can be provided for each signal line without the need to devote excessive space to protection circuitry.Type: GrantFiled: February 9, 2006Date of Patent: April 29, 2008Assignee: Oki Electric Industry Co., Ltd.Inventor: Atsuhiko Okada
-
Publication number: 20080088340Abstract: A buffer includes a source follower module and a pull-up/pull-down module that is connected to the source follower module. An output signal at the output terminal of the source follower module follows an input signal at the input terminal with a predetermined delay, independent of the Miller capacitance. The pull-up/pull-down module pulls the output of source follower to supply/ground rail.Type: ApplicationFiled: September 6, 2007Publication date: April 17, 2008Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Sanjay GUPTA, Qadeer A. Khan
-
Patent number: 7358950Abstract: There are provided: a first logic operation circuit which performs a logic operation using a high-amplitude logic signal; a transmission system having a load capacitance; and a low-voltage signal generator which is a step-down level shifter transforming an incoming high-amplitude logic signal from the first logic operation circuit to a low-amplitude logic signal having a lower amplitude than the high-amplitude logic signal for output to the transmission system. In the configuration, the first logic operation circuit operates based on a high-amplitude logic signal, and is therefore free from malfunctions and performs operations at high speed. Further, the transmission system introducing a load capacitance transmits a low-amplitude logic signal and therefore restrains increases in electric power consumption and occurrence of unnecessary radiation.Type: GrantFiled: May 16, 2002Date of Patent: April 15, 2008Assignee: Sharp Kabushiki KaishaInventors: Hidehiko Yamashita, Hajime Washio, Yasushi Kubota, Graham Andrew Cairns, Michael James Brownlow
-
Patent number: 7352207Abstract: A complementary metal-oxide semiconductor output driver provides a differential output signal having a particular differential voltage swing and a particular common mode voltage to a differential output node for various types of load circuits coupled to the differential output node. The load circuit may have any impedance within a particular impedance range. A current source provides a current with a variable current component that adjusts the differential voltage swing of the differential output signal. A common mode feedback circuit adjusts the common mode voltage of the differential output signal by sourcing current to the differential output node or sinking current from the differential output node. At least a portion of a current flowing into a load circuit coupled to the differential node is provided by the current source, thereby reusing current from the current source.Type: GrantFiled: September 30, 2005Date of Patent: April 1, 2008Assignee: Silicon Laboratories Inc.Inventors: Akhil K. Garlapati, Axel Thomsen
-
Patent number: 7352228Abstract: A method and/or a system of control signal synchronization of a scannable storage circuit is disclosed. In one embodiment, a system includes a first circuit to operate based on a first voltage of a first power supply, a second circuit to operate based on a second voltage of a second power supply, a level shifter circuit between the first circuit and the second circuit to translate between the first voltage of the first power supply and the second voltage of the second power supply, and a n-channel metal-oxide semiconductor field-effect transistor (nMOSFET) having a gate input of the second voltage and serially coupled in a fall path of the level shifter circuit to increase a rate of a capacitive discharge such that the rate of a capacitive discharge charge is substantially equal to a rate of a capacitive charge (e.g., the fall delay may also increase a bit because of an extra transistor).Type: GrantFiled: May 3, 2006Date of Patent: April 1, 2008Assignee: Texas Instruments IncorporatedInventors: Shahid Ali, Sujan Manohar, Satheesh Balasubramanian
-
Patent number: 7352213Abstract: The use of an alternating current (ac) source to power logic circuitry can support satisfactory device performance for a variety of applications, while enhancing long-term stability of the circuitry. For example, when organic thin film transistor (OTFT)-based logic circuitry is powered by an ac power source, the logic circuitry exhibits stable performance characteristics over an extended period of operation. Enhanced stability may permit the use of OTFT logic circuitry to form a variety of circuit devices, including inverters, oscillators, logic gates, registers and the like. Such circuit devices may find application in a variety of applications, including integrated circuits, printed circuit boards, flat panel displays, smart cards, cell phones, and RFID tags. In some applications, the ac-powered logic circuitry may eliminate the need for ac-dc rectification components, thereby reducing the manufacturing time, expense, cost, complexity, and size of the component carrying the circuitry.Type: GrantFiled: May 31, 2006Date of Patent: April 1, 2008Assignee: 3M Innovative Properties CompanyInventors: Paul F. Baude, Michael A. Haase
-
Patent number: 7345510Abstract: An input signal is routed to a first logic one reference signal generator or alternatively routed to a second logic one reference signal generator based at least one a voltage level of the input signal. When the voltage level of the input signal is less than a threshold value, the first logic one reference signal generator selectively generates a first logic one reference signal. When the voltage level of the input signal is greater than or equal to the threshold value, the second logic one reference signal generator alternatively generates a second logic one reference signal. The first and second logic one reference signals may be used to control a first voltage scaling circuit that drives a scaled output signal having a logic one value corresponding to the voltage level of the first logic one reference signal.Type: GrantFiled: August 31, 2006Date of Patent: March 18, 2008Assignee: ATI Technologies Inc.Inventors: Oleg Drapkin, Grigori Temkine, Arvind Bomdica, Kevin Liang