Power, Voltage, Or Current Layer Patents (Class 361/794)
-
Patent number: 6459045Abstract: A circuit sub-board for regulating constant power source and strengthening ground connections. The circuit sub-board is a double-layered printed circuit board having a large surface power-source layer and a ground-connection layer. The circuit sub-board is utilized to cover the insufficiently ground-covered main board signaling lines as well as insufficiently ground-connected power and ground signaling lines on the main board. With the installation of the circuit sub-board, signals can be transmitted more reliably and with less interference.Type: GrantFiled: August 8, 2001Date of Patent: October 1, 2002Assignee: Via Technologies, Inc.Inventors: Nai-Shung Chang, Shu-Hui Chen
-
Patent number: 6448639Abstract: A substrate for use in packaging of a semiconductor chip is disclosed. The upper surface of the substrate comprises a die covering area adapted for receiving the chip, a ground ring and a power ring. The lower surface of the substrate comprises a plurality of first contact pads right under the vicinity of the ground ring and the power ring, and a plurality of second contact pads surrounding the first contact pads. It is noted that the first contact pads are divided into a two groups electrically connected to the ground ring and the power ring, respectively. Preferably, the lower surface of the substrate is further provided with a plurality of dummy pads at a position right under the periphery of the die covering area and a plurality of third contact pads located right under the die covering area.Type: GrantFiled: September 18, 2000Date of Patent: September 10, 2002Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Shu Jung Ma
-
Patent number: 6445591Abstract: A technique for increasing electronic component density on multilayer printed circuit boards is disclosed. In one embodiment, the technique is realized as an improved multilayer circuit board for enabling the stacking of electronic components. The multilayer circuit board has a first electrically conductive layer and a second electrically conductive layer separated by at least one dielectric layer. The improvement comprises a cavity in the multilayer circuit board extending through the first electrically conductive layer and the at least one dielectric layer so as to expose at least a portion of the second electrically conductive layer within the cavity.Type: GrantFiled: August 10, 2000Date of Patent: September 3, 2002Assignee: Nortel Networks LimitedInventor: Herman Kwong
-
Patent number: 6437991Abstract: The invention relates to electronics and can be used in construction of electronic units performing the reception and processing of signals of the satellite radio navigation systems (SRNS). The essence of the invention is that in an electronic unit comprising a multilayer printed-circuit card, the conductors intended for screening the corresponding linking signal conductor are disposed at both its external surfaces and are connected with the ground planes by means of metallized holes of interface connections made at least at the beginning and end of each screening wire to form a closed electric circuit.Type: GrantFiled: June 7, 2000Date of Patent: August 20, 2002Assignee: Samsung Electronics Company, Ltd.Inventors: Andrey L. Rog, Vitaly N. Korulin, Oleg D. Osipov, Anatoly N. Soldatenkov, Igor I. Ustinov, Victor I. Malashin
-
Patent number: 6426469Abstract: A plain layer in a forming area of a measuring wiring pattern is patterned so that its copper-containing amount may be coincided with a copper-containing amount in a forming area of a measurement target signal wiring pattern. Thereby, it is possible to coincide a thickness of an insulating layer in the forming area of the measuring wiring pattern with a thickness of the insulating layer in the forming area of the measurement target signal wiring pattern, thus reducing a measuring error of the characteristic impedance based on a difference of a thickness of the insulating layer. Using the measuring wiring pattern, it is possible to measure a correct characteristic impedance of the measurement target signal wiring pattern.Type: GrantFiled: January 30, 2001Date of Patent: July 30, 2002Assignees: Kabushiki Kaisha Toshiba, Ajinomoto Co., Inc., Victor Company of Japan LimitedInventors: Yuichi Koga, Takahiro Deguchi, Shigeo Nakamura
-
Publication number: 20020089833Abstract: An interposer includes two separate sets of pins, and inserts into two sockets on a printed circuit board. One set of pins supplies power to a step down converter (SDC) mounted on the interposer. The second set of pins provide inputs and outputs to an integrated circuit mounted on the interposer. One or more conductive traces in or on the interposer electrically connect an output of the SDC to an input of the integrated circuit, thus supplying regulated power to the integrated circuit through the interposer. The SDC and integrated circuit can be directly mounted on the interposer, or either or both can be mounted on packages that connect to the interposer. The SDC and integrated circuit can be flip chips or can be connected to the interposer or package using wirebonds. The packages can be pinned or connectable by solder bumps.Type: ApplicationFiled: February 14, 2002Publication date: July 11, 2002Applicant: Intel CorporationInventors: P.R. Patel, Yuan-Liang Li, David G. Figueroa, Shamala Chickamenahalli, Huong T. Do
-
Patent number: 6418032Abstract: A printed wiring board in which noise components at a high frequency side of a power supply voltage can be eliminated, and undesired radiation noisewhich is newly generated can be suppressed, such that noise can be greatly reduced overall. The printed wiring board includes a first signal layer, a GND layer, a power source layer and a second signal layer. A sub-power source layer is provided on a same layer as a main power source layer. The sub-power source layer is formed in a substantially oval shape at a predetermined position in a substantially oval opening in the main power source layer, such that it is not in direct contact with the main power source layer. Power supply voltage is supplied from the main power source layer through an L-type filter.Type: GrantFiled: March 8, 2001Date of Patent: July 9, 2002Assignee: Fuji Xerox Co., Ltd.Inventors: Masayuki Hirata, Osamu Ueno
-
Patent number: 6418031Abstract: An improved method and means for decoupling a printed circuit board are disclosed. A power plane is included having a peripheral edge. The power plane includes a first region and a second region which is separate from and contiguous to the first region. The first region is located from the peripheral edge to a middle portion of the power plane. The first region includes a peripheral portion of the power plane. The second region includes only the middle portion of the power plane. A ground plane is coupled in parallel to the power plane. The ground plane has a peripheral edge. The ground plane includes a first region, and a second region which is separate from and contiguous to the first region. The first region includes the peripheral edge and includes a peripheral portion of the ground plane. The second region includes a middle portion of the ground plane. A first plurality of decoupling elements are connected to the first region of the power plane and to the first region of the ground plane.Type: GrantFiled: May 1, 2000Date of Patent: July 9, 2002Assignee: International Business Machines CorporationInventor: Bruce Roy Archambeault
-
Patent number: 6414249Abstract: A field emission display apparatus has an emitter plate 2 having a plurality of column conductors 9 intersecting a plurality of row conductors 6, and electron emitters 5 at the intersection of each of the row and column conductors. An anode plate 62 is adjacent to the emitter plate 2, the anode plate 62 comprising conductive stripes 50 which are alternately covered by material luminescing in the three primary colors. The conductive stripes 50 covered by the same luminescent material are electrically interconnected to form comb-like structures corresponding to each of the colors. The anode plate 62 contains an active region 58 and the buses 82, 84, 86 have a non-uniform width.Type: GrantFiled: October 10, 1996Date of Patent: July 2, 2002Assignee: Texas Instruments IncorporatedInventor: Kenneth G. Vickers
-
Patent number: 6411519Abstract: According to the package board of the present invention, each soldering pad formed on the top surface of the package board, on which an IC chip is to be mounted, is small (133 to 170 &mgr;m in diameter), so the metallic portion occupied by the soldering pads on the surface of the package board is also small. On the other hand, each soldering pad formed on the bottom surface of the package board, on which a mother board, etc. are to be mounted, is large (600 &mgr;m in diameter), so the metallic portion occupied by the soldering pads on the surface of the package board is also large. Consequently, a dummy pattern 58M is formed between conductor circuits 58U and 58U for forming signal lines on the IC chip side surface of the package board thereby to increase the metallic portion on the surface and adjust the rate of the metallic portion between the IC chip side and the mother board side of the package board, protecting the package board from warping in the manufacturing processes, as well as during operation.Type: GrantFiled: July 17, 2001Date of Patent: June 25, 2002Assignee: Ibiden Co., Ltd.Inventors: Motoo Asai, Yoji Mori
-
Patent number: 6407343Abstract: A wiring layer on which X-directional signal lines 20 to 22 are arranged is formed on a multilayer board. Rectangular power-source conductive patterns 10c are arranged each in which via holes 12c are formed longitudinally or in the wiring direction of the X-directional signal lines 20 to 22. The area (hatched with broken lines) acts as a wiring channel for the X-directional signal line 22.Type: GrantFiled: July 13, 2000Date of Patent: June 18, 2002Assignee: NEC CorporationInventor: Shinji Tanaka
-
Patent number: 6407930Abstract: A structure of a printed circuit board with stacked daughter board. The structure has a motherboard and at least a daughter board. The motherboard has a first signal layer, a second signal layer, a first power layer, a first ground layer and isolation layers between every layer. The first signal layer and the second signal layer serve as surfaces of the motherboard and first contacts are formed on the first signal layer. The daughter board includes a third signal layer, a fourth signal layer, a second power layer, a second ground layer and isolation layers between every layer. The second power layer or the second ground layer serves as a surface of the daughter board and second contacts are formed on the surface. The daughter board is stacked on the motherboard and the second contacts are coupled with the first contacts.Type: GrantFiled: July 9, 1999Date of Patent: June 18, 2002Assignee: ASUSTek Computer Inc.Inventor: Hsien-Yueh Hsu
-
Patent number: 6396706Abstract: Separate heating elements are embedded in a printed circuit board near integrated circuit (IC) packages or other parts mounted on the circuit board. Each heating element supplies heat to the part residing near it in response to an input voltage pulse. The heating elements are used to selectively melt solder or adhesives attaching the parts to the circuit board so that they can be easily removed or to temporarily melt solder or cure adhesive when the parts are mounted on the circuit board. The heating elements are also used to supply heat to IC packages for regulating their operating temperatures.Type: GrantFiled: July 30, 1999Date of Patent: May 28, 2002Assignee: Credence Systems CorporationInventor: Paul D. Wohlfarth
-
Patent number: 6396713Abstract: An inter-layer structure between a power layer and a ground layer of a printed circuit board includes an insulative magnetic structure with at least two layers of insulative magnetic substances with different complex magnetic permeability frequency characteristics.Type: GrantFiled: December 6, 1999Date of Patent: May 28, 2002Assignee: NEC CorporationInventor: Mizuki Iwanami
-
Patent number: 6392301Abstract: A semiconductor device package includes multiple build-up layers of metal sandwiching non-conductive layers. The metal layers include apertures, or degassing holes. A manual method and a computer-implemented method for designing the semiconductor device packages includes stepping polygons across a representation of a conductive layer. A signal routing layer that includes signal traces is then superimposed on the conductive layer. Signal traces overlap the polygons creating regions of intersection that can be enlarged. Regions of intersection are removed from the polygons and the remaining polygon area is designated as apertures in the conductive layer. A semiconductor device package and packaged integrated circuit includes apertures in a conductive layer such that the apertures generally form a radial pattern outward from a region on the package. Signal traces also traverse the package generally radially outward such that the traces and the apertures do not overlap.Type: GrantFiled: October 25, 1999Date of Patent: May 21, 2002Assignee: Intel CorporationInventors: Alex Waizman, Chee-Yee Chung, Bob Sankman
-
Patent number: 6392164Abstract: An insulator is provided between interconnect layers oppositely placed. The interconnect layers are connected between by connection members provided through the insulator. The connection members at one and the other ends are connected between in their center positions. A shield layer is provided spaced from the intermediate connection layer generally on a same plane as the intermediate connection layer. The interconnect layers where considered generally as a circular cylinder have a diameter m, and the intermediate connection layer where considered generally as circular has a diameter r, r<m is given where the connection members are high in characteristic impedance than the interconnect layers, and r<m is given where the connection members are low in characteristic impedance then the interconnect layers.Type: GrantFiled: October 14, 1999Date of Patent: May 21, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hideki Iwaki, Yutaka Taguchi, Tetsuyoshi Ogura
-
Patent number: 6392898Abstract: According to the package board of the present invention, each soldering pad formed on the top surface of the package board, on which an IC chip is to be mounted, is small (133 to 170 &mgr;m in diameter), so the metallic portion occupied by the soldering pads on the surface of the package board is also small. On the other hand, each soldering pad formed on the bottom surface of the package board, on which a mother board, etc. are to be mounted, is large (600 &mgr;m in diameter), so the metallic portion occupied by the soldering pads on the surface of the package board is also large. Consequently, a dummy pattern 58M is formed between conductor circuits 58U and 58U for forming signal lines on the IC chip side surface of the package board thereby to increase the metallic portion on the surface and adjust the rate of the metallic portion between the IC chip side and the mother board side of the package board, protecting the package board from warping in the manufacturing processes, as well as during operation.Type: GrantFiled: May 31, 2000Date of Patent: May 21, 2002Assignee: Ibiden Co., Ltd.Inventors: Motoo Asai, Yoji Mori
-
Patent number: 6388204Abstract: A laminate circuit structure assembly is provided that comprises at least two modularized circuitized plane subassemblies; a joining layer located between each of the subassemblies and wherein the subassemblies and joining layer are bonded together with a cured dielectric from a bondable, curable dielectric. The subassemblies and joining layer are electrically interconnected with bondable electrically conductive material. The joining layer comprises dielectric layers disposed about an internal electrically conductive layer. The electrically conductive layer has a via and the dielectric layers each have a via of smaller diameter than the vias in the electrically conductive layer and are aligned with the vias in the electrically conductive layer. The vias are filled with electrically bondable electrically conductive material for providing electrical contact between the subassemblies.Type: GrantFiled: August 29, 2000Date of Patent: May 14, 2002Assignee: International Business Machines CorporationInventors: John M. Lauffer, Voya R. Markovich, Thomas R. Miller, Konstantinos I. Papathomas, William E. Wilson
-
Patent number: 6388200Abstract: An electrical interconnection medium is provided having first and second overlying interconnection layers. Each interconnection layer includes parallel conductors, and the conductors of the first and second interconnection layers are oriented orthogonally to each other. The conductors can be interconnected to form at least two electrical planes, with the conductors of the electrical planes being substantially interdigitated on each interconnection layer, portions of each plane appearing on both layers. The interconnection medium advantageously is employed as a multichip module. A method of designing such an MCM includes providing arranged conductive regions in a spaced manner, cutting selected sections to form signal conductor paths, and then filling spaces between like power and ground conductors.Type: GrantFiled: April 25, 2001Date of Patent: May 14, 2002Assignee: The Board of Trustees of the University of ArkansasInventor: Leonard W. Schaper
-
Patent number: 6388890Abstract: A technique for reducing the number of layers in a multilayer circuit board is disclosed. In one embodiment, the technique is realized by forming a first plurality of electrically conductive vias in the multilayer circuit board extending from the surface of the multilayer circuit board to a first of the plurality of electrically conductive signal layers, wherein the first plurality of electrically conductive vias are arranged so as to form a channel in a second of the plurality of electrically conductive signal layers beneath the first plurality of electrically conductive vias. A first plurality of electrical signals are routed on the first of the plurality of electrically conductive signal layers. A second plurality of electrical signals are routed on the second of the plurality of electrically conductive signal layers in the channel formed in the second of the plurality of electrically conductive signal layers.Type: GrantFiled: August 30, 2000Date of Patent: May 14, 2002Assignee: Nortel Networks LimitedInventors: Herman Kwong, Larry E. Marcanti
-
Patent number: 6388208Abstract: An interconnection circuit and related techniques are described. The interconnection circuit includes a plated through hole having a plurality of electrically isolated segments with at least one of the plurality of electrically isolated segments coupled to a signal path and at least one of the electrically isolated segments coupled to ground. With this arrangement, the circuit provides a signal path between a first and a second different layers of a multilayer. By providing one segment as a signal segment and another segment as a ground segment the size and shape of the electrically isolated segments can be selected to provide the interconnection circuit having a predetermined impedance characteristic. The interconnection circuit can thus be impedance matched to circuit board circuits, devices and transmission lines, such as striplines, microstrips and co-planar waveguides.Type: GrantFiled: July 23, 1999Date of Patent: May 14, 2002Assignee: Teradyne, Inc.Inventors: Sepehr Kiani, Mikhail Khusid
-
Patent number: 6384341Abstract: A multi-layer circuit board is provided that simultaneously optimizes impedance and interference within the multi-layer circuit board and a controlled impedance connector to which it is attached. The multi-layer circuit board includes at least one signal circuit layer, a plurality of signal contacts grouped in differential pairs and located on one signal circuit layer, and a plurality of ground contacts located on at least one ground circuit layer. The signal contacts are arranged in a pattern, or matrix, in which differential pairs of signal contacts are staggered in rows of the pattern. In accordance with an embodiment of the present invention, each differential pair of the multi-layer circuit board is more tightly coupled to a ground contact than to any other signal contact. The multi-layer circuit board, also includes a plurality of signal trace segments arranged in pairs. Both signal trace segments of a pair are equal in length and connect to signal contacts via linear routing channels.Type: GrantFiled: April 30, 2001Date of Patent: May 7, 2002Assignee: Tyco Electronics CorporationInventors: Brent R. Rothermel, Chad W. Morgan, Alex M. Sharf, David W. Helster
-
Patent number: 6373719Abstract: Over voltage protection is provided for electronic circuits by disposing one or more ground bars for diverting harmful currents away from the sensitive electronic circuit elements. The ground bars are each associated with a row of contact portions of the electronic circuit. Microgaps between each contact portion and the corresponding ground bar are designed to provide an electrical conduit from the contact portion to the ground bar when normal operating voltages are exceeded, thereby channeling excess current harmlessly to ground. Under normal operating conditions, however, the microgaps act as electrical barriers, insulating the contact portions from ground. The microgaps may be filled with any combination of air, vacuum, or known variable voltage material.Type: GrantFiled: April 13, 2000Date of Patent: April 16, 2002Assignee: SurgX CorporationInventors: Gerald R. Behling, James B. Intrater
-
Patent number: 6373717Abstract: An electronic package, and method of making the electronic package, is provided. The package includes a semiconductor chip and an multi-layered interconnect structure having a high density interconnect layer such as an allylated surface layer. The semiconductor chip includes a plurality of contact members on one of its surfaces that are connected to the multi-layered interconnect structure by a plurality of solder connections. The multi-layered interconnect structure is adapted for electrically interconnecting the semiconductor chip to a circuitized substrate (eg., circuit board) with another plurality of solder connections and includes a thermally conductive layer being comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of the solder connections between said first plurality of electrically conductive members and the semiconductor chip.Type: GrantFiled: March 31, 2000Date of Patent: April 16, 2002Assignee: International Business Machines CorporationInventors: Francis J. Downes, Jr., Donald S. Farquhar, Elizabeth Foster, Robert M. Japp, Gerald W. Jones, John S. Kresge, Robert D. Sebesta, David B. Stone, James R. Wilcox
-
Patent number: 6366467Abstract: An interposer includes two separate sets of pins, and inserts into two sockets on a printed circuit board. One set of pins supplies power to a step down converter (SDC) mounted on the interposer. The second set of pins provide inputs and outputs to an integrated circuit mounted on the interposer. One or more conductive traces in or on the interposer electrically connect an output of the SDC to an input of the integrated circuit, thus supplying regulated power to the integrated circuit through the interposer. The SDC and integrated circuit can be directly mounted on the interposer, or either or both can be mounted on packages that connect to the interposer. The SDC and integrated circuit can be flip chips or can be connected to the interposer or package using wirebonds. The packages can be pinned or connectable by solder bumps.Type: GrantFiled: March 31, 2000Date of Patent: April 2, 2002Assignee: Intel CorporationInventors: P. R. Patel, Yuan-Liang Li, David G. Figueroa, Shamala Chickamenahalli, Huong T. Do
-
Patent number: 6365839Abstract: A multi-layer printed circuit board provides at least two sections thereon. One section has a grouping of high-impedance traces and another adjacent section, separated by a dividing line, has a mainly low-impedance signal traces. The high-impedance section has at least one of a ground and power plane separated from a grouping of central layers, containing the high-impedance traces, by at least one empty or “void” layer. The void layer is likewise filled by the ground and power planes in the within low-impedance section by stepping the ground/power plane inwardly toward the central layers while providing another low-impedance signal trace in the layer above and below the respective ground and power planes. In a preferred embodiment there are at least nine layers of circuit board material with high-impedance traces on a central grouping of at least three central board layers with three layers disposed respectively above and below the central board layers.Type: GrantFiled: June 5, 2000Date of Patent: April 2, 2002Assignee: Adaptec, Inc.Inventors: Eric F. Robbins, Stephen W. Berry
-
Patent number: 6362972Abstract: A contactless interconnecting system is provided between a computer chip package and a circuit board. The system includes a computer chip package having a silicon wafer mounted on a support structure which includes a wall with a substantially planar upper surface. The wall is fabricated of a dielectric material. A pattern of discrete terminal lands are disposed on the upper surface of the wall and are electrically coupled to the silicon wafer. A circuit board is juxtaposed below the wall of the chip package and includes a substantially planar upper surface having a pattern of discrete circuit pads aligned with the terminal lands.Type: GrantFiled: April 13, 2000Date of Patent: March 26, 2002Assignee: Molex IncorporatedInventor: Augusto P. Panella
-
Patent number: 6359234Abstract: A package substrate in which a semiconductor chip is placed is disclosed. A through hole land (opposed conductor) connected to a signal wiring is opposite to a fixed electrical potential conductor through an insulator layer. The through hole land is disposed in a wiring layer on the outermost side of wiring layers of the package substrate. The through hole land connected to the signal wiring for input/output of signals at a higher frequency has a larger size. The through hole lands connected to the signal wiring for input/output of signals at a certain frequency and the through hole lands connected to the signal wiring for input/output of signals at a lower frequency than the certain frequency are alternately arranged. The through hole land, the insulator layer and the fixed electrical potential conductor form a capacitor and serve as a stub, thereby reducing impedance of the signal wiring connected thereto.Type: GrantFiled: June 23, 2000Date of Patent: March 19, 2002Assignee: NEC CorporationInventor: Tsunenobu Kouda
-
Multi-layered substrate, method for manufacturing the multi-layered substrate and electric apparatus
Patent number: 6356451Abstract: Conductive layers have at least a portion of a conductive member arranged in a nonlinear or polygonal configuration and having a greater layout area and an insulating layer is alternately stacked relative to the conductive layer, wherein a variation in amount of the conductive member at the conductive layer with a middle of a board thickness direction as a reference is set in a range in which a warp is less likely to be produced and in a range near to zero.Type: GrantFiled: January 15, 1999Date of Patent: March 12, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Yasutada Nakagawa, Nobuko Nakamura, Yasuo Fujii -
Patent number: 6353540Abstract: A low-EMI circuit which realizes a high mounting density by converting the potential fluctuation off a power supply layer with respect to a ground layer which occurs on switching an IC device etc., into Joule's heat in the substrate without using any parts as a countermeasure against the EMI. Its structure, a circuit board using it, and a method of manufacturing the circuit board are also disclosed. Parallel plate lines in which the Q-value of the stray capacitance between solid layers viewed from the power supply layer and ground layer is equivalently reduced and which are matchedly terminated by forming a structure in which a resistor (resistor layer) and another ground layer are provided in addition to the power supply layer and the ground layer on a multilayered circuit board. A closed shield structure is also disclosed.Type: GrantFiled: July 10, 1997Date of Patent: March 5, 2002Assignee: Hitachi, Ltd.Inventors: Yutaka Akiba, Yasunori Narizuka, Hirayoshi Tanei, Naoya Kitamura
-
Patent number: 6349038Abstract: An apparatus for use with data processing systems. The apparatus provides a split metallic conducting plane having a split formed by a substantially-dielectric-filled moat spanning a width of a side of a first metallic conducting part running substantially parallel to a side of a second metallic conducting part, with the moat structured such that the side of the first metallic part has at least two indentations and such that the side of the second metallic part has at least two indentations, and where a metallic trace is located proximate to the split metallic conducting plane.Type: GrantFiled: September 21, 1999Date of Patent: February 19, 2002Assignee: Dell USA, L.P.Inventor: Jeffery C. Hailey
-
Publication number: 20020015293Abstract: A low-EMI circuit which realizes a high mounting density by converting the potential fluctuation of a power supply layer with respect to a ground layer which occurs on switching an IC device etc., into Joule's heat in the substrate without using any parts as a countermeasure against the EMI. Its structure, a circuit board using it, and a method of manufacturing the circuit board are also disclosed. Parallel plate lines in which the Q-value of the stray capacitance between solid layers viewed from the power supply layer and ground layer is equivalently reduced and which are matchedly terminated by forming a structure in which a resistor (resistor layer) and another ground layer are provided in addition to the power supply layer and the ground layer on a multilayered circuit board. A closed shield structure is also disclosed.Type: ApplicationFiled: September 21, 2001Publication date: February 7, 2002Inventors: Yutaka Akiba, Yasunori Narizuka, Hirayoshi Tanei, Naoya Kitamura
-
Patent number: 6343020Abstract: A memory module includes a circuit board on which memory chips are mounted and a metal casing attached to the circuit board for shielding the memory chips. Conductive traces are formed on the circuit board for electrically engaging corresponding portions of the casing to ground the casing. The casing forms a raised portion defining a space for accommodating the memory chips. A recess is formed on the raised portion and a bottom surface of the recess contacts the memory chips to conduct and remove heat from the memory chips. Ventilation holes are defined in the raised portion for facilitating heat removal. The casing forms two positioning pins inserted into corresponding positioning holes defined in the circuit board for properly positioning the casing with respect to the circuit board. The casing also forms two latching arms engaging with corresponding latching holes defined in the circuit board for securing the casing to the circuit board.Type: GrantFiled: July 19, 1999Date of Patent: January 29, 2002Assignee: Foxconn Precision Components Co., Ltd.Inventors: Pao-Lung Lin, Nien-Tien Cheng, Heng-Chih Liu
-
Patent number: 6335862Abstract: A multilayer printed wiring board is provided with a thermal conduction path for dissipating heat generated by an integrated circuit into the air. The multilayer printed wiring board includes: an injection hole for injecting a thermally conductive filler; holes for inspecting the filled state of the thermally conductive filler; a heat dissipating planar conductor that dissipates heat of an inner-layer planar conductor into the air; and through holes for thermally connecting the heat dissipating planar conductor to the inner-layer planar conductor. After packaging an integrated circuit, the thermally conductive filler is injected through the injection hole and into a gap between the integrated circuit and the multilayer printed wiring board, and the filled state of the thermally conductive filler is verified by means of the filled state inspection holes.Type: GrantFiled: November 14, 2000Date of Patent: January 1, 2002Assignee: NEC CorporationInventor: Kenji Koya
-
Patent number: 6335495Abstract: An electrical structure, comprising a first dielectric layer, a patterned layer on the first dielectric layer, and a second dielectric layer on the patterned layer. The patterned layer includes a metal pattern on the first dielectric layer, a metallic pattern on the metal pattern, and a plugged pattern within a remaining space of the patterned layer. The plugged pattern includes a dielectric material. The second dielectric layer is adhesively bonded to a top surface of the patterned layer. The second dielectric layer includes the dielectric material.Type: GrantFiled: June 29, 1999Date of Patent: January 1, 2002Assignee: International Business Machines CorporationInventors: Donald S. Farquhar, Edmond O. Fey, Elizabeth F. Foster, Michael J. Klodowski
-
Patent number: 6335494Abstract: Power layers of a multi-layer connection structure forming a power distribution network are partitioned to accommodate all necessary voltages for one or more chips connected thereto in each power layer. By doing so, and rearranging vias as permitted by such partitioning via length is reduced while via numbers can be increased to reduce self-inductance of the structure. Transmission lines formed by conductors in the signal layers are referenced to the correct power supply and return/image currents are made of similar path length and substantially symmetrical for both positive- and negative-going signal transitions. These effects reduce delta-I noise to levels which preserve good signal-to-noise ratios to current and foreseeable reduced signal levels.Type: GrantFiled: June 23, 2000Date of Patent: January 1, 2002Assignee: International Business Machines CorporationInventors: Roger P. Gregor, James P. Libous
-
Patent number: 6335865Abstract: In a printed wiring board, slotted portions are provided in a grounding layer so as to be positioned under communication lines print-wired on a printed wiring board. Capacitors are provided between the slotted portions and external connecting terminals. Two units of oppositely directed magnetic flux of an equal level occur for the slotted portions by common mode currents flowing in the communication lines. These two units of magnetic flux offset each other to lower a common mode noise level.Type: GrantFiled: April 20, 2000Date of Patent: January 1, 2002Assignee: NEC CorporationInventor: Mitsuo Suzuki
-
Publication number: 20010055203Abstract: According to the package board of the present invention, each soldering pad formed on the top surface of the package board, on which an IC chip is to be mounted, is small (133 to 170 &mgr;m in diameter), so the metallic portion occupied by the soldering pads on the surface of the package board is also small. On the other hand, each soldering pad formed on the bottom surface of the package board, on which a mother board, etc. are to be mounted, is large (600 &mgr;m in diameter), so the metallic portion occupied by the soldering pads on the surface of the package board is also large. Consequently, a dummy pattern 58M is formed between conductor circuits 58U and 58U for forming signal lines on the IC chip side surface of the package board thereby to increase the metallic portion on the surface and adjust the rate of the metallic portion between the IC chip side and the mother board side of the package board, protecting the package board from warping in the manufacturing processes, as well as during operation.Type: ApplicationFiled: July 17, 2001Publication date: December 27, 2001Inventors: Motoo Asai, Yoji Mori
-
Patent number: 6333856Abstract: The present invention relates to an arrangement concerned with multilayer printed circuit boards that enables cavities in said board to be utilized more effectively. A substrate (14) that includes a chip (16) which is connected to the microstrips (17) of the substrate (14) by means of bonding wires (18) is placed on a bonding shelf (13) with the chip (16) orientated towards the bottom of the cavity (6). The microstrips (17) on the substrate (14) therewith come into contact with the microstrips (12) on the bonding shelf (13). The earth plane (15) of the substrate (14) is connected to the upper earth plane (2) by means of bonding wires (19). The arrangement means that the cavity (16) is utilized effectively, at the same time as the substrate (14) protects the underlying chips (7, 16) against mechanical influences.Type: GrantFiled: June 16, 2000Date of Patent: December 25, 2001Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventor: Thomas Harju
-
Patent number: 6333469Abstract: A wafer-scale package structure in which a circuit board for rearranging electrode pads of a wafer is laminated on the wafer integrally. The circuit board can be divided into individual chip-size packages (CSPS) and which includes a layer of polyimide resin, and connection between the wafer and the circuit board is performed by solder bump, while the circuit board is stuck on the wafer with an adhesive.Type: GrantFiled: July 15, 1999Date of Patent: December 25, 2001Assignee: Nitto Denko CorporationInventors: Yasushi Inoue, Masakazu Sugimoto, Megumu Nagasawa, Takuji Okeyui, Kei Nakamura
-
Patent number: 6333857Abstract: A printed wiring board includes a core substrate including a laminated capacitor. The laminated capacitor includes a plurality of composite dielectric layers and a plurality of metal layers stacked alternately. Three types through-hole conductors are provided which extend between the upper and lower surfaces of the core substrate. The first through-hole conductors are directly connected to first metal layers serving one electrode of the laminated capacitor, the second through-hole conductors are directly connected to second metal layers serving the other electrode of the laminated capacitor, and the third through-hole conductors are not connected to any of the first and second metal layers. The first and second through-hole conductors are used for establishing electrical connections between power supply and ground lines and an IC chip mounted on the printed wiring board. The third through-hole conductor is used as a signal line.Type: GrantFiled: April 25, 2000Date of Patent: December 25, 2001Assignee: NGK Spark Plug Co., Ltd.Inventors: Rokuro Kanbe, Yukihiro Kimura, Kouki Ogawa
-
Patent number: 6329603Abstract: Conductive materials that have low coefficients of thermal expansion (CTEs) and that are used for power and ground planes are disclosed. Fibrous materials (such as carbon, graphite, glass, quartz, polyethylene, and liquid crystal polymer fibers) with low CTEs are metallized to provide a resultant conductive material with a low CTE. Such fibers may be metallized in their individual state and then formed into a fabric, or these materials may be formed into a fabric and then metallized or a combination of both metallizations may be used. In addition, a graphite or carbon sheet may be metallized on one or both sides to provide a material that has a low CTE and high conductivity. These metallized, low CTE power and ground planes may be laminated with other planes/cores into a composite, or laminated into a core which is then laminated with other planes/cores into a composite. The resultant composite may be used for printed circuit boards (PCBs) or PCBs used as laminate chip carriers.Type: GrantFiled: April 7, 1999Date of Patent: December 11, 2001Assignee: International Business Machines CorporationInventors: Robert M. Japp, Mark D. Poliks
-
Patent number: 6329604Abstract: A multilayer printed wiring board prevents unnecessary emission of electromagnetic waves. The board includes at least two signal wiring layers, at least one ground layer, at least one power source layer, and a ground plane. The board further includes ground wiring adjacent to signal wiring in a signal wiring layer farther apart from said ground layer, the ground wiring being in the signal wiring layer. The ground wiring serves as a return current path for a signal current flowing in the signal wiring. In this structure, the return current path is reserved adjacent to the signal current path and the signal wiring is lower in impedance than the ground plane. The current can be fed back through a shorter closed loop. It is therefore possible to form a small loop to pass a signal current returning to a ground point and flowing through each signal wiring arranged in the board and a return current of the signal current. This minimizes unnecessary emission of electromagnetic waves.Type: GrantFiled: August 9, 2000Date of Patent: December 11, 2001Assignee: NEC CorporationInventor: Kenji Koya
-
Patent number: 6329605Abstract: A component for forming solder connections includes a diectric base having a non solder-wettable surface, a plurality of solder-wettable pads exposed to said surface, and an electrically conductive potential plane element having a non solder-wettable surface overlying the surface of the base in proximity to the pads but spaced from said pads. The non-wettable surface of the potential plane element may include a metal such as nickel or a metal oxide. The potential plane element thus performs the functions of a solder mask to prevent solder from forming short circuits between adjacent pads, and may also act as a ground plane, power plane or shielding element.Type: GrantFiled: March 26, 1999Date of Patent: December 11, 2001Assignee: Tessera, Inc.Inventors: Masud Beroz, Belgacem Haba
-
Patent number: 6330165Abstract: In a semiconductor device such as a high-frequency power amplifier module, a plurality of amplifying means are formed on a semiconductor chip which is mounted on a main surface of a wiring substrate, and electrodes of the semiconductor chip are electrically connected by wires to electrodes of the wiring substrate. In order to make the high-frequency power amplifier module small in size, a substrate-side bonding electrode electrically connected to a wire set at a fixed reference electric potential is place at a location farther from a side of the semiconductor chip than a substrate-side output electrode electrically connected to an output wire. A substrate-side input electrode electrically connected to an input wire is located at a distance from the side of the semiconductor chip about equal to the distance from the side of the semiconductor chip to the substrate-side output electrode, or at a location farther from the side of the semiconductor chip than the substrate-side bonding electrode is.Type: GrantFiled: July 1, 1999Date of Patent: December 11, 2001Assignees: Hitachi, Ltd., Hitachi Tohbu Semiconductor, Ltd.Inventors: Iwamichi Kohjiro, Yasuhiro Nunogawa, Sakae Kikuchi, Shizuo Kondo, Tetsuaki Adachi, Osamu Kagaya, Kenji Sekine, Eiichi Hase, Kiichi Yamashita
-
Patent number: 6326556Abstract: Multilayer printed wiring board capable of effectively solving the swelling of the conductor layer resulting from residual solvent and lowering of adhesion property between a resin insulating layer and a conductor. The multilayer printed wiring board can be formed by laminating resin insulating layers and conductor layers on a substrate, wherein, among conductor layers at least constituted with signal layer and power layer, a conductor pattern of the power layer is of lattice-shaped form.Type: GrantFiled: June 11, 1999Date of Patent: December 4, 2001Assignee: Ibiden Co., Ltd.Inventors: Motoo Asai, Akihito Nakamura
-
Publication number: 20010038531Abstract: According to the package board of the present invention, each soldering pad formed on the top surface of the package board, on which an IC chip is to be mounted, is small (133 to 170 &mgr;m in diameter), so the metallic portion occupied by the soldering pads on the surface of the package board is also small. On the other hand, each soldering pad formed on the bottom surface of the package board, on which a mother board, etc. are to be mounted, is large (600 &mgr;m in diameter), so the metallic portion occupied by the soldering pads on the surface of the package board is also large. Consequently, a dummy pattern 58M is formed between conductor circuits 58U and 58U for forming signal lines on the IC chip side surface of the package board thereby to increase the metallic portion on the surface and adjust the rate of the metallic portion between the IC chip side and the mother board side of the package board, protecting the package board from warping in the manufacturing processes, as well as during operation.Type: ApplicationFiled: July 17, 2001Publication date: November 8, 2001Inventors: Motoo Asai, Yoji Mori
-
Patent number: 6301122Abstract: The radio frequency module of the present invention includes an insulating substrate having a first metal film on a first principal surface thereof and a second metal film on a second principal surface thereof opposed to the first principal surface and a semiconductor device. The semiconductor device is thermally and electrically coupled to the second metal film, and a thickness of the second metal film is larger than that of the first metal film.Type: GrantFiled: June 11, 1997Date of Patent: October 9, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Osamu Ishikawa, Masahiro Maeda
-
Patent number: 6297965Abstract: Disclosed herein is a printed circuit board comprising a ground layer and a signal layer in which the characteristic impedance of a specific source line is made to be not less than three times as large as the impedance at an upper limit frequency at which the electromagnetic wave radiation of a specific capacitor may occur. In this printed circuit board, variation of a power source voltage and unnecessary electromagnetic wave radiation can be suppressed.Type: GrantFiled: June 28, 1999Date of Patent: October 2, 2001Assignee: NEC CorporationInventors: Hideki Sasaki, Takashi Harada
-
Patent number: 6288906Abstract: A multi-layer printed circuit board includes power planes located on outer conductive layers. The outer conductive layers are patterned to accept circuitry, such as integrated circuits and surface mount devices. Mounting pads are provided on the outer conductive layers which include plated through vias for electrical interconnection with other conductive layers of the printed circuit board. To increase solderability, the plated through vias are located on the mounting pads such that they are covered by the circuit component mounted thereto. By locating the vias under the electrical components, such as surface mount capacitors, the quality of solder fillets is increased. To enhance heat dissipation, openings are provided in solder masks located on exterior surfaces of the outer conductive planes. These openings are located in the solder mask to expose the conductive plane. As such, the openings are located in areas where circuitry is not mounted to the printed circuit board.Type: GrantFiled: December 18, 1998Date of Patent: September 11, 2001Assignee: Intel CorporationInventors: John T. Sprietsma, Steve Joy, Julie Scheyer-Furnanz