Trench Capacitor Patents (Class 438/243)
-
Patent number: 7316953Abstract: A method for forming a semiconductor device. A substrate is provided, wherein the substrate has recessed gates and deep trench capacitor devices therein. Protrusions of the recessed gates and upper portions of the deep trench capacitor devices are revealed. Spacers are formed on sidewalls of the upper portions and the protrusions. Buried portions of conductive material are formed in spaces between the spacers. The substrate, the spacers and the buried portions are patterned to form parallel shallow trenches for defining active regions. A layer of dielectric material is formed in the shallow trenches, wherein some of the buried portions serve as buried bit line contacts. Word lines are formed across the recessed gates, wherein at least one of the word lines comprises portions overlapping the recessed gates. At least one of the overlapped portions has a narrower width than at least one of the recessed gates.Type: GrantFiled: June 6, 2005Date of Patent: January 8, 2008Assignee: Nanya Technology CorporationInventor: Pei-Ing Lee
-
Patent number: 7316952Abstract: A method for forming a semiconductor device. A substrate, having a plurality of deep trench capacitors therein, is provided wherein upper portions of the deep trench capacitor devices are revealed. Spacers on sidewalls of the upper portions of the deep trench capacitors are formed to form a predetermined region surrounded by the deep trench capacitor devices. The predetermined region of the substrate is etched using the spacers and the upper portions of the deep trench capacitors serve as a mask to form a recess, and a recessed gate is formed in the recess.Type: GrantFiled: May 31, 2005Date of Patent: January 8, 2008Assignee: Nanya Technology CorporationInventor: Pei-Ing Lee
-
Patent number: 7312115Abstract: The present invention provides a fabrication method for a semiconductor structure having integrated capacitors and a corresponding semiconductor structure. The fabrication method has the following steps of: providing a semiconductor substrate (1; 1?, 60, 1?) having a front side (VS) and a rear side (RS); providing trenches (5) in the semiconductor substrate (1; 1?, 60, 1?) proceeding from the front side (VS) of the semiconductor substrate (1; 1?, 60, 1?); providing a respective inner capacitor electrode (6) in the trenches (5); uncovering the inner capacitor electrodes (6) proceeding from the rear side (RS) of the semiconductor substrate (1; 1?, 60, 1?); providing a capacitor dielectric (40) on the uncovered inner capacitor electrodes (6); and providing outer capacitor electrodes (50) on the capacitor dielectric (40) on the inner capacitor electrodes (6).Type: GrantFiled: May 12, 2005Date of Patent: December 25, 2007Assignee: Infineon Technologies AGInventors: Martin Gutsche, Harald Seidl
-
Patent number: 7312114Abstract: The present invention relates to a manufacturing method for a trench capacitor having an isolation collar which is electrically connected with a substrate on a single side via a buried contact. More specifically, the present invention relates to manufacturing method for a trench capacitor having an isolation collar with a metal conductive fill in the collar region connected to a metal fill in the capacitor region.Type: GrantFiled: April 27, 2005Date of Patent: December 25, 2007Assignee: Infineon Technologies AGInventors: Stephan Kudelka, Guenther Aichmayr
-
Patent number: 7309627Abstract: A nitride layer of the gate mask for the semiconductor device is deposited at a temperature higher than 750 deg. C so as to release hydrogen from the nitride layer. Alternatively, a nitride layer of the gate mask for the semiconductor device is deposited in a gas atmosphere with use of an ammonia gas and a silane gas such that a flow rate of the ammonia gas is set at least twenty times or greater than that of the silane gas. Accordingly, the problem with respect to the threshold voltages Vt of the semiconductor devices varying greatly from device to device when the polysilicon layer or the amorphous silicon layer is formed in the vicinity of the nitride layer and is doped with Group III impurities, will be solved.Type: GrantFiled: September 22, 2005Date of Patent: December 18, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Osamu Kato
-
Publication number: 20070284642Abstract: As an oxygen diffusion prevention layer, a multilayer film formed by a metal nitride and a noble metal element. As an interlayer insulation film on the oxygen diffusion prevention layer, a plasma CVD oxide film is used. Moreover, as an interlayer insulation film on a capacitor, an ozone TEOS film is used.Type: ApplicationFiled: February 20, 2007Publication date: December 13, 2007Inventor: Shinya Natsume
-
Patent number: 7303953Abstract: A process for producing a capacitor integrated into an electronic circuit comprises the formation of a trench in a substrate through a conductive portion similar to an MOS transistor gate. Alternating conductive, insulating and conductive layers are deposited inside the trench T in order to form a lower electrode, a dielectric and an upper electrode of the capacitor, respectively. The conductive portion is used to electrically connect the lower electrode to other electronic components of the circuit without an additional cost with respect to the connection of the circuit transistors.Type: GrantFiled: December 9, 2005Date of Patent: December 4, 2007Assignee: STMicroelectronics S.A.Inventors: Guillaume Bouche, Jean-Christophe Giraudin
-
Patent number: 7300839Abstract: A memory cell having a bit line contact is provided. The memory cell may be a 6F2 memory cell. The bit line contact may have a contact hole bounded by insulating sidewalls, and the contact hole may be partially or completely filled with a doped polysilicon plug. The doped polysilicon plug may have an upper plug surface profile that is substantially free of concavities or substantially convex. Similarly, a storage node contact may comprise a doped polysilicon plug having an upper plug surface profile that is substantially free of concavities or that is substantially convex. Additionally, a semiconductor device having a conductive contact comprising a polysilicon plug may is provided. The plug may contact a capacitor structure.Type: GrantFiled: July 2, 2003Date of Patent: November 27, 2007Assignee: Micron Technology, Inc.Inventor: Luan Tran
-
Publication number: 20070267672Abstract: A semiconductor device includes: a first semiconductor layer of a first conductivity type; a second semiconductor layer of a second conductivity type provided on the first semiconductor layer; a plurality of first trenches passing through the second semiconductor layer and reaching the first semiconductor layer; a gate insulating film provided on an inner wall of the first trench; and a gate electrode filling in the first trench via the gate insulating film. A PN junction interface is provided between the first semiconductor layer and the second semiconductor layer. A distance from an upper face of the second semiconductor layer to the PN junction interface is minimized nearly at a center between the first trenches.Type: ApplicationFiled: May 4, 2007Publication date: November 22, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshitaka HOKOMOTO, Akio Takano, Shunsuke Katoh
-
Publication number: 20070264772Abstract: A method of fabricating self-aligned gate trench utilizing trench top oxide (TTO) poly spacer is disclosed. A semiconductor substrate having thereon a pad oxide layer and pad nitride layer is provided. A plurality of trench capacitors are embedded in a memory array region of the semiconductor substrate. Each of the trench capacitors has a TTO that extrudes from a main surface of the semiconductor substrate. Poly spacers are formed on two opposite sides of the extruding TTO and are used, after oxidized, as an etching hard mask for etching a recessed gate trench in close proximity to the trench capacitor.Type: ApplicationFiled: March 13, 2007Publication date: November 15, 2007Inventors: Yu-Pi Lee, Shian-Jyh Lin, Jar-Ming Ho
-
Patent number: 7294543Abstract: A DRAM cell with a self-aligned gradient P-well and a method for forming the same. The DRAM cell includes (a) a semiconductor substrate; (b) an electrically conducting region including a first portion, a second portion, and a third portion; (c) a first doped semiconductor region wrapping around the first portion, but electrically insulated from the first portion by a capacitor dielectric layer; (d) a second doped semiconductor region wrapping around the second portion, but electrically insulated from the second portion by a collar dielectric layer. The second portion is on top of and electrically coupled to the first portion, and the third portion is on top of and electrically coupled to the second portion. The collar dielectric layer is in direct physical contact with the capacitor dielectric layer. When going away from the collar dielectric layer, a doping concentration of the second doped semiconductor region decreases.Type: GrantFiled: March 22, 2006Date of Patent: November 13, 2007Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Babar Ali Khan
-
Publication number: 20070246763Abstract: A trench step channel cell transistor and a manufacture method thereof are disclosed. The transistor could be applied to increase the channel length thereof. The transistor comprises a step silicon layer formed by a selective growth, while the step silicon layer is located above the active area of the transistor.Type: ApplicationFiled: July 27, 2006Publication date: October 25, 2007Applicant: PROMOS TECHNOLOGIES INC.Inventor: Chao-Hsi Chung
-
Patent number: 7285461Abstract: Disclosed is a semiconductor device comprises a semiconductor substrate having on its surface a trench, a polycrystalline semiconductor film formed inside the trench, a diffusion layer deposited on a surface region of the semiconductor substrate, and a metal semi-conductor nitride layer interposed between the diffusion layer and the polycrystalline semiconductor film, the metal semiconductor nitride layer including a metal, nitrogen and a semiconductor constituting the semiconductor substrate, and electrically connecting the polycrystalline semiconductor film with the diffusion layer.Type: GrantFiled: August 30, 2005Date of Patent: October 23, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Yasushi Akasaka
-
Patent number: 7276411Abstract: The a trench semiconductor device such as a power MOSFET the high electric field at the corner of the trench is diminished by increasing the thickness of the gate oxide layer at the bottom of the trench. Several processes for manufacturing such devices are described. In one group of processes a directional deposition of silicon oxide is performed after the trench has been etched, yielding a thick oxide layer at the bottom of the trench. Any oxide which deposits on the walls of the trench is removed before a thin gate oxide layer is grown on the walls. The trench is then filled with polysilicon in or more stages. In a variation of the process a small amount of photoresist is deposited on the oxide at the bottom of the trench before the walls of the trench are etched. Alternatively, polysilicon can be deposited in the trench and etched back until only a portion remains at the bottom of the trench. The polysilicon is then oxidized and the trench is refilled with polysilicon.Type: GrantFiled: May 25, 2005Date of Patent: October 2, 2007Assignee: Advanced Analogic Technologies, Inc.Inventors: Richard K. Williams, Wayne B. Grabowski
-
Patent number: 7273778Abstract: The invention includes methods of electrochemically treating semiconductor substrates. The invention includes a method of electroplating a substance. A substrate having defined first and second regions is provided. The first and second regions can be defined by a single mask, and accordingly can be considered to be self-aligned relative to one another. A first electrically conductive material is formed over the first region, and a second electrically conductive material is formed over the second region. The first and second electrically conductive materials are exposed to an electrolytic solution while providing electrical current to the first and second electrically conductive materials. A desired substance is selectively electroplated onto the first electrically conductive material during the exposing of the first and second electrically conductive materials to the electrolytic solution. The invention also includes methods of forming capacitor constructions.Type: GrantFiled: February 8, 2005Date of Patent: September 25, 2007Assignee: Micron Technology, Inc.Inventors: Dale W. Collins, Richard H. Lane, Rita J. Klein
-
Patent number: 7271054Abstract: A ferroelectric capacitor has the property that polarization of a ferroelectric thin film can readily be reversed and polarization-reversal charge increased. The ferroelectric capacitor has a bottom electrode, a ferroelectric thin film and a top electrode. The top electrode includes a metal crystalline phase and 0.5 to 5 atm % interstitial oxygen atoms in the metal crystalline phase.Type: GrantFiled: February 11, 2005Date of Patent: September 18, 2007Assignee: NEC Electronics CorporationInventor: Takashi Hase
-
Patent number: 7271052Abstract: A single transistor vertical memory gain cell with long data retention times. The memory cell is formed from a silicon carbide substrate to take advantage of the higher band gap energy of silicon carbide as compared to silicon. The silicon carbide provides much lower thermally dependent leakage currents which enables significantly longer refresh intervals. In certain applications, the cell is effectively non-volatile provided appropriate gate bias is maintained. N-type source and drain regions are provided along with a pillar vertically extending from a substrate, which are both p-type doped. A floating body region is defined in the pillar which serves as the body of an access transistor as well as a body storage capacitor. The cell provides high volumetric efficiency with corresponding high cell density as well as relatively fast read times.Type: GrantFiled: December 19, 2006Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 7271057Abstract: A memory cell, array and device include an active area formed in a substrate with a vertical transistor including a first end disposed over a first portion of the active area. The vertical transistor is formed as an epitaxial post on the substrate surface, extends from the surface of the substrate, and includes a gate formed around a perimeter of the epitaxial post. A capacitor is formed on the vertical transistor and a buried digit line vertically couples to a second portion of the active area. An electronic system and method for forming a memory cell are also disclosed.Type: GrantFiled: August 2, 2005Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventor: Anton P. Eppich
-
Patent number: 7271056Abstract: The present invention discloses a STI-first process for making trench DRAM devices. According to the preferred embodiment, the etching recipe for etching the STI region in the memory array is completely compatible with the logic STI process.Type: GrantFiled: July 12, 2005Date of Patent: September 18, 2007Assignee: United Microelectronics Corp.Inventor: Yi-Nan Su
-
Patent number: 7271413Abstract: The invention includes semiconductor constructions containing vertically-extending pillars, and methods for forming such constructions. The vertically-extending pillars can be incorporated into transistor devices, and can contain vertically-extending channel regions of the transistor devices. The transistor devices can be incorporated into integrated circuitry, and in some aspects are incorporated into memory constructions, such as, for example, dynamic random access memory (DRAM) constructions.Type: GrantFiled: November 14, 2005Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventors: Randal W. Chance, Gordon A. Haller, Sanh D. Tang, Steven D. Cummings
-
Patent number: 7268036Abstract: A semiconductor device includes: a conductive plug formed through an insulating film; a conductive oxygen barrier film formed on the insulating film so as to be electrically connected to the conductive plug and to cover the conductive plug; a lower electrode formed on the oxygen barrier film and connected to the oxygen barrier film; a capacitive insulating film formed on the lower electrode, following the lower electrode; and an upper electrode formed on the capacitive insulating film, following the capacitive insulating film. The capacitive insulating film has a bent portion that extends along the direction in which the conductive plug penetrates through the insulating film.Type: GrantFiled: December 1, 2004Date of Patent: September 11, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Toyoji Ito, Eiji Fujii
-
Patent number: 7268034Abstract: A method of forming a plurality of capacitors includes providing a plurality of capacitor electrodes comprising sidewalls. The plurality of capacitor electrodes are supported at least in part with a retaining structure which engages the sidewalls, with the retaining structure comprising a fluid pervious material. A capacitor dielectric material is deposited over the capacitor electrodes through the fluid pervious material of the retaining structure effective to deposit capacitor dielectric material over portions of the sidewalls received below the retaining structure. Capacitor electrode material is deposited over the capacitor dielectric material through the fluid pervious material of the retaining structure effective to deposit capacitor electrode material over at least some of the capacitor dielectric material received below the retaining structure. Integrated circuitry independent of method of fabrication is also contemplated.Type: GrantFiled: June 30, 2006Date of Patent: September 11, 2007Assignee: Micron Technology, Inc.Inventors: Cem Basceri, Gurtej S. Sandhu
-
Patent number: 7268037Abstract: A process for modifying sections of a semiconductor includes covering the sections to remain free of doping with a metal oxide, e.g., aluminum oxide. Then, the semiconductor is doped, for example, from the gas phase, in those sections that are not covered by the aluminum oxide. Finally, the aluminum oxide is selectively removed again, for example using hot phosphoric acid. Sections of the semiconductor surface which are formed from silicon, silicon oxide or silicon nitride remain in place on the wafer.Type: GrantFiled: January 24, 2005Date of Patent: September 11, 2007Assignee: Infineon Technologies, AGInventors: Stefan Jakschik, Thomas Hecht, Uwe Schröder, Matthias Goldbach
-
Patent number: 7268028Abstract: A well isolation trenches for a CMOS device and the method for forming the same. The CMOS device includes (a) a semiconductor substrate, (b) a P well and an N well in the semiconductor substrate, (c) a well isolation region sandwiched between and in direct physical contact with the P well and the N well. The P well comprises a first shallow trench isolation (STI) region, and the N well comprises a second STI region. A bottom surface of the well isolation region is at a lower level than bottom surfaces of the first and second STI regions. When going from top to bottom of the well isolation region, an area of a horizontal cross section of the well isolation region is an essentially continuous function.Type: GrantFiled: April 17, 2006Date of Patent: September 11, 2007Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, David Vaclav Horak, Charles William Koburger, III, Jack Allan Mandelman, William Robert Tonti
-
Patent number: 7265020Abstract: A method of manufacturing a semiconductor device includes forming a trench in a semiconductor substrate, isotropically forming a trench surface insulating film on an inner surface of the trench, the trench surface insulating film including a deep part functioning as a capacitor insulating film, forming a surface layer side insulating film on the inner surface of the trench so that the surface layer side insulating film is continuously rendered thinner from the surface side of the substrate toward the deep side of the trench, and forming an electrode layer inside the surface layer side insulating film and the trench surface insulating film both formed on the inner surface of the trench.Type: GrantFiled: September 27, 2005Date of Patent: September 4, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Takeo Furuhata, Takahito Nakajima
-
Patent number: 7262090Abstract: A process for fabricating a novel random access memory (RAM) capacitor in a shallow trench isolation (STI) The method utilizes a novel node photoresist mask for plasma etching recesses in the STI that prevents plasma-etch-induced defects in the substrate. This novel photoresist mask is used to etch bottle-shaped recesses in the STI under a first hard mask. After forming bottom electrodes in the recesses and forming an interelectrode dielectric layer, a conducting layer is deposited sufficiently thick to fill the recesses and to form a planar surface, and a second hard mask is deposited. The conducting layer is patterned to form the capacitor top electrodes. This reduced topography results in reduced leakage currents when the gate electrodes are formed over the capacitor top electrodes.Type: GrantFiled: September 9, 2005Date of Patent: August 28, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Kuo-Chi Tu
-
Patent number: 7262089Abstract: The invention includes semiconductor structures having buried silicide-containing bitlines. Vertical surround gate transistor structures can be formed over the bitlines. The surround gate transistor structures can be incorporated into memory devices, such as, for example, DRAM devices. The invention can be utilized for forming 4F2 DRAM devices.Type: GrantFiled: March 11, 2004Date of Patent: August 28, 2007Assignee: Micron Technology, Inc.Inventors: Todd R. Abbott, H. Montgomery Manning
-
Patent number: 7259060Abstract: A method fabricates a semiconductor structure having a plurality of memory cells that are provided in a semiconductor substrate of a first conductivity type and contains a plurality of planar selection transistors and a corresponding plurality of storage capacitors connected thereto. The selection transistors have respective first and second active regions of a second conductivity type. The first active regions are connected to the storage capacitors and the second active regions are connected to respective bit lines, and respective gate stacks, which are provided above the semiconductor substrate in a manner insulated by a gate dielectric. In this case, a single-sided halo doping is effected, and an excessive outdiffusion of the halo doping zones is prevented by introduction of a diffusion-inhibiting species.Type: GrantFiled: November 23, 2004Date of Patent: August 21, 2007Assignee: Infineon Technologies AGInventors: Jürgen Amon, Jürgen Faul, Johann Alsmeier, Matthias Goldbach, Albrecht Kieslich, Ralf Müller, Dirk Offenberg, Thomas Schuster
-
Patent number: 7253465Abstract: In a dual polymetal gate electrode, the contact resistance at the interface of silicon films increases due to mutual-diffusion of impurities of p-type and n-type silicon films through a refractory metal and metal nitride deposited thereon. A way of inhibiting the phenomenon is carbon implantation into a refractory metal and refractory metal nitride on the boundary of p-type silicon and n-type silicon, cutting the path, or isolating it by an insulator. Thereby, mutual-diffusion of impurities through a refractory metallic film and nitride film of refractory metal is inhibited, resulting in an increase in the contact resistance of metal nitride film and silicon film and a decrease in the deviation of threshold voltage of the MISFET.Type: GrantFiled: April 5, 2004Date of Patent: August 7, 2007Assignee: Hitachi, Ltd.Inventors: Naoki Yamamoto, Yoshitaka Tadaki, Hiroshige Kogayu
-
Patent number: 7250336Abstract: The present invention provides a method for fabricating a shadow mask in a trench of a microelectronic or micromechanical structure, comprising the steps of: providing a trench in the microelectronic or micromechanical structure; providing a partial filling in the trench; providing a first liner mask layer on the partial filling; providing a sacrificial filling on the liner mask layer to completely fill the trench; shallow etching back of the sacrificial filling into the trench; forming a first mask on the top side of the sacrificial filling in the trench; removing a subregion of the sacrificial filling in the trench using the first mask; and optionally removing a subregion of the first liner mask layer below it on the partial filling, the remaining subregion of the sacrificial filling in the trench serving as a second mask.Type: GrantFiled: June 17, 2005Date of Patent: July 31, 2007Assignee: Infineon Technologies AGInventors: Jörn Regul, Dietmar Temmler
-
Patent number: 7247536Abstract: A method and structure for a memory storage cell in a semiconductor substrate includes forming a dopant source material over a lower portion of a deep trench formed in the substrate. An upper portion of the trench is shaped to a generally rectangular configuration, and the dopant source material is annealed so as to form a buried plate of a trench capacitor. The buried plate is self aligned to the shaped upper portion of the trench.Type: GrantFiled: March 21, 2005Date of Patent: July 24, 2007Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ramachandra Divakaruni, Chun-Yung Sung
-
Patent number: 7244649Abstract: A method for manufacturing a capacitor is disclosed. An etch-stop layer or a polishing stop layer is employed to protect a storage electrode of the capacitor from being damaged by a chemical mechanical polishing process or an etch-back process during its fabrication.Type: GrantFiled: December 9, 2004Date of Patent: July 17, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Dong Lee, Chang-Ki Hong, Young-Rae Park
-
Publication number: 20070158727Abstract: A semiconductor memory device includes a semiconductor substrate including an insulating layer, a charge storage region of a first conductivity type on the insulating layer, and an insulating film on the insulating layer and surrounding the charge storage region. A body region of the first conductivity type is on an upper surface of the charge storage region, and a gate stack including a gate electrode and a gate insulating film is on the body region. A source region and a drain region of a second conductivity type are on opposite sides of the body region. The charge storage region extends further towards the semiconductor substrate than the source region and/or the drain region. Methods of forming semiconductor memory devices are also disclosed.Type: ApplicationFiled: January 3, 2007Publication date: July 12, 2007Inventors: Ki-Whan Song, Chang-Hyun Kim
-
Publication number: 20070161181Abstract: Provided are a capacitorless DRAM (dynamic random access memory) and a fabrication method thereof. In a capacitorless DRAM, a pair of cylindrical auxiliary gates is formed within a bulk substrate. Thus, a volume of a channel body formed at a region where the cylindrical auxiliary gates contact with each other can be increased, while an area of a junction region where the channel body contact source and drain regions can be reduced. As a result, capacitance of the channel body can be increased, and a generation of leakage current through the second junction region can be reduced. The application of a back bias to the cylindrical auxiliary gates can improve a charge storage capability of the channel body.Type: ApplicationFiled: January 4, 2007Publication date: July 12, 2007Inventors: Ki-whan Song, Hoon Jeong
-
Patent number: 7241659Abstract: A method for forming a volatile memory device. A substrate comprising a pair of neighboring trenches is provided, each trench comprising a capacitor. A collar insulating layer is formed on an upper sidewall of each trench. The collar insulating layer comprises a low level portion and a high level portion adjacent to a predetermined active area of the volatile memory device.Type: GrantFiled: November 9, 2004Date of Patent: July 10, 2007Assignee: Promos Technologies, Inc.Inventors: Chin-Long Hung, Hong-Long Chang, Yueh-Chuan Lee
-
Patent number: 7238568Abstract: The a trench semiconductor device such as a power MOSFET the high electric field at the corner of the trench is diminished by increasing the thickness of the gate oxide layer at the bottom of the trench. Several processes for manufacturing such devices are described. In one group of processes a directional deposition of silicon oxide is performed after the trench has been etched, yielding a thick oxide layer at the bottom of the trench. Any oxide which deposits on the walls of the trench is removed before a thin gate oxide layer is grown on the walls. The trench is then filled with polysilicon in or more stages. In a variation of the process a small amount of photoresist is deposited on the oxide at the bottom of the trench before the walls of the trench are etched. Alternatively, polysilicon can be deposited in the trench and etched back until only a portion remains at the bottom of the trench. The polysilicon is then oxidized and the trench is refilled with polysilicon.Type: GrantFiled: May 25, 2005Date of Patent: July 3, 2007Assignee: Advanced Analogic Technologies, Inc.Inventors: Richard K. Williams, Wayne B. Grabowski
-
Patent number: 7238566Abstract: A method of forming a one-transistor memory cell includes the steps of: forming a dielectric layer over a substrate having a pass-gate formed thereon; forming an opening in the dielectric layer to expose a portion of the substrate at least adjacent to the pass-gate; forming a capacitor dielectric layer on sidewalls of the opening in the dielectric layer and on the exposed portion of the substrate; and forming an electrode layer over the capacitor dielectric layer. A one-transistor memory cell is also disclosed. The one-transistor memory cell has a substrate having a pass-gate formed thereover. A dielectric layer is formed over the pass-gate and the substrate and has an opening exposing a portion of the substrate adjacent to the pass-gate. A capacitor dielectric layer is formed on sidewalls of the opening and on the exposed portion of the substrate. An electrode layer is formed on the capacitor dielectric layer.Type: GrantFiled: October 8, 2003Date of Patent: July 3, 2007Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Min-Hsiung Chiang
-
Patent number: 7232718Abstract: A method for forming a deep trench capacitor buried plate. A substrate having a pad oxide and a pad nitride is provided. A deep trench is formed in the substrate. A doped silicate film is deposited on a sidewall of the deep trench. A sacrificial layer is deposited in the deep trench, and etched back to expose parts of the doped silicate film. Then, an etching process is performed to remove the exposed doped silicate film and parts of the pad oxide for forming a recess. The sacrificial layer is removed. A silicon nitride layer is deposited to fill the recess and to cover the doped silicate film. Finally, a thermal oxidation process is performed to form a doped ion region. The silicon nitride layer is removed. The doped silicate film is removed.Type: GrantFiled: September 17, 2003Date of Patent: June 19, 2007Assignee: Nanya Technology Corp.Inventors: Chih-Han Chang, Hsin-Jung Ho, Chang-Rong Wu, Chien-Jung Sun
-
Patent number: 7232719Abstract: A memory charge storage node (120.1, 120.2, 120.3) is at least partially located in a trench (124). The memory comprises a transistor including a source/drain region (170) present at a first side (124.1) but not a second side (124.2) of the trench. Before forming conductive material (120.3) providing at least a portion of the charge storage node, a blocking feature (704) is formed adjacent to the second side (124.2) to block the conductive material (120.3). The blocking feature can be dielectric left in the final structure, or can be a sacrificial feature which is removed after the conductive material deposition to make room for dielectric. The blocking features for multiple trenches in a memory array can be patterned using a mask (710) comprising a plurality of straight strips each of which runs through the memory array in the row direction. The charge storage node has a protrusion (120.Type: GrantFiled: March 28, 2005Date of Patent: June 19, 2007Assignee: ProMOS Technologies Inc.Inventors: Chao-Hsi Chung, Jung-Wu Chien
-
Patent number: 7226845Abstract: The invention includes semiconductor constructions, and also includes methods of forming pluralities of capacitor devices. An exemplary method of the invention includes forming conductive storage node material within openings in an insulative material to form conductive containers. A retaining structure lattice is formed in physical contact with at least some of the containers, and subsequently the insulative material is removed to expose outer surfaces of the containers. The retaining structure can alleviate toppling or other loss of structural integrity of the container structures. The electrically conductive containers correspond to first capacitor electrodes. After the outer sidewalls of the containers are exposed, dielectric material is formed within the containers and along the exposed outer sidewalls. Subsequently, a second capacitor electrode is formed over the dielectric material. The first and second capacitor electrodes, together with the dielectric material, form a plurality of capacitor devices.Type: GrantFiled: August 30, 2005Date of Patent: June 5, 2007Assignee: Micron Technology, Inc.Inventors: H. Montgomery Manning, Thomas M. Graettinger
-
Patent number: 7226840Abstract: A process for forming an electronic device can include forming a first set of discontinuous storage elements over a primary surface of a substrate and forming a trench within the substrate. The process can also include forming a second set of discontinuous storage elements within the trench. The process can further include forming a first gate electrode within the trench, wherein a discontinuous storage element lies between the first gate electrode and a wall of the trench. The process can still further include removing a part of the second set of discontinuous storage elements and forming a second gate electrode over the first gate electrode. After forming the second gate electrode, substantially none of the second set of discontinuous storage elements lies along the wall of the trench at an elevation between an upper surface of the first gate electrode and the primary surface of the substrate.Type: GrantFiled: July 25, 2005Date of Patent: June 5, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Gowrishankar L. Chindalore, Cheong M. Hong, Craig T. Swift
-
Patent number: 7226816Abstract: An anti-fuse structure that can be programmed at low voltage and current and which potentially consumes very little chip spaces and can be formed interstitially between elements spaced by a minimum lithographic feature size is formed on a composite substrate such as a silicon-on-insulator wafer by etching a contact through an insulator to a support semiconductor layer, preferably in combination with formation of a capacitor-like structure reaching to or into the support layer. The anti-fuse may be programmed either by the selected location of conductor formation and/or damaging a dielectric of the capacitor-like structure. An insulating collar is used to surround a portion of either the conductor or the capacitor-like structure to confine damage to the desired location. Heating effects voltage and noise due to programming currents are effectively isolated to the bulk silicon layer, permitting programming during normal operation of the device.Type: GrantFiled: February 11, 2005Date of Patent: June 5, 2007Assignee: International Business Machines CorporationInventors: Claude L. Bertin, Ramachandra Divakaruni, Russell J. Houghton, Jack A. Mandelman, William R. Tonti
-
Patent number: 7223651Abstract: A memory cell includes a selection transistor and a trench capacitor. The trench capacitor is filled with a conductive trench filling on which an insulating covering layer is arranged. The insulating covering layer is laterally overgrown, proceeding from the substrate with a selectively grown epitaxial layer. The selection transistor is formed in the selectively grown epitaxial layer, comprises a source region connected to the trench capacitor and a drain region connected to a bit line. The junction depth of the source region is chosen so that the source region reaches as far as the insulating covering layer. Optionally, the thickness of the epitaxial layer can be reduced to a thickness by oxidation and a subsequent etching. Afterwards, a contact trench is etched through the source region down to the conductive trench filling, which trench is filled with a conductive contact and electrically connects the conductive trench filling to the source region.Type: GrantFiled: June 5, 2002Date of Patent: May 29, 2007Assignee: Infineon Technologies, AGInventors: Frank Richter, Dietmar Temmler, Andreas Wich-Glasen
-
Patent number: 7223653Abstract: A method is provided for making a buried plate region in a semiconductor substrate. According to such method, a trench is formed in a semiconductor substrate, the trench having a trench sidewall, the sidewall including an upper portion, and a lower portion disposed below the upper portion. A dopant source layer is formed along the lower portion of the trench sidewall, the dopant source layer not being disposed along the upper portion of the trench sidewall. A layer is formed to cover the upper portion of the trench sidewall. Annealing is then performed to drive a dopant from the dopant source layer into the semiconductor substrate adjacent to the lower portion of the trench sidewall.Type: GrantFiled: June 15, 2004Date of Patent: May 29, 2007Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ramachandra Divakaruni
-
Patent number: 7224012Abstract: A metal/insulator/metal capacitor and a fabrication method thereof are presented. The method includes forming a first electrode on an insulation film; forming a side wall made of insulating material on a side surface of the first electrode; forming an interlayer insulation film on the top surface of the insulation film including the first electrode and the side wall; forming a via hole to expose the first electrode by selectively etching the interlayer insulation film such that an edge area at which a side surface and a bottom of the via hole intersect is positioned on a top surface of the side wall; forming a dielectric layer on an inner wall of the via hole; forming a second electrode on the dielectric layer such that the via hole is filled; and forming a metal wire on the second electrode such that the metal wire is electrically connected to the second electrode.Type: GrantFiled: December 30, 2003Date of Patent: May 29, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Young Hun Seo
-
Patent number: 7224014Abstract: A semiconductor device includes a first insulating film having a cavity, a second insulating film formed on the first insulating film and having an opening exposing the cavity, a lower electrode of a concave shape in cross section formed on the bottom and sides of the cavity, a capacitive insulating film formed on the lower electrode, and an upper electrode formed on the capacitive insulating film. The diameter of the cavity of the first insulating film is larger than that of the opening of the second insulating film, and the end of the second insulating film located on the sides of the opening is formed in an eaves-like part to project like eaves inwardly beyond the sides of the first insulating film.Type: GrantFiled: December 2, 2004Date of Patent: May 29, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Hideo Ichimura
-
Patent number: 7223678Abstract: A memory cell for a memory array in a folded bit line configuration. The memory cell includes an access transistor formed in a pillar of single crystal semiconductor material. The access transistor has first and second source/drain regions and a body region that are vertically aligned. The access transistor further includes a gate coupled to a wordline disposed adjacent to the body region. The memory cell also includes a passing wordline that is separated from the gate by an insulator for coupling to other memory cells adjacent to the memory cell. The memory cell also includes a trench capacitor. The trench capacitor includes a first plate that is formed integral with the first source/drain region of the access transistor. The trench capacitor also includes a second plate that is disposed adjacent to the first plate and separated from the first plate by a gate oxide.Type: GrantFiled: August 30, 2005Date of Patent: May 29, 2007Assignee: Micron Technology, Inc.Inventors: Wendell P. Noble, Leonard Forbes
-
Patent number: 7220640Abstract: Provided is a method of fabricating a recess transistor in an integrated circuit device. In the provided method, a device isolation region, which contacts to the sidewall of a gate trench and a substrate region remaining between the sidewall of the device isolation region and the sidewall of the gate trench, is etched to expose the remaining substrate region. Thereafter, the exposed portion of the remaining substrate region is removed to form a substantially flat bottom of the gate trench. The recess transistor manufactured by the provided method has the same channel length regardless of the locations of the recess transistor in an active region.Type: GrantFiled: May 19, 2004Date of Patent: May 22, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Ji-Young Kim
-
Patent number: 7217615Abstract: A capacitor fabrication method may include atomic layer depositing a conductive barrier layer to oxygen diffusion over the first electrode. A method may instead include chemisorbing a layer of a first precursor at least one monolayer thick over the first electrode and chemisorbing a layer of a second precursor at least one monolayer thick on the first precursor layer, a chemisorption product of the first and second precursor layers being comprised by a layer of a conductive barrier material. The barrier layer may be sufficiently thick and dense to reduce oxidation of the first electrode by oxygen diffusion from over the barrier layer. An alternative method may include forming a first capacitor electrode over a substrate, the first electrode having an inner surface area per unit area and an outer surface area per unit area that are both greater than an outer surface area per unit area of the substrate. A capacitor dielectric layer and a second capacitor electrode may be formed over the dielectric layer.Type: GrantFiled: August 31, 2000Date of Patent: May 15, 2007Assignee: Micron Technology, Inc.Inventors: Garo J. Derderian, Gurtej S. Sandhu
-
Patent number: 7214982Abstract: A semiconductor device including a ferroelectric random access memory, which has a structure suitable for miniaturization and easy to manufacture, and having less restrictions on materials to be used, comprises a field effect transistor formed on a surface area of a semiconductor wafer, a trench ferroelectric capacitor formed in the semiconductor wafer in one source/drain of the field effect transistor, wherein one electrode thereof is connected to the source/drain, and a wiring formed in the semiconductor wafer and connected to the other electrode of the trench ferroelectric capacitor.Type: GrantFiled: October 7, 2004Date of Patent: May 8, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Yoshinori Kumura, Iwao Kunishima, Tohru Ozaki