Stacked Capacitor Patents (Class 438/253)
-
Patent number: 8343830Abstract: There is provided a method for manufacturing a semiconductor device, including, forming a first insulating film on a semiconductor substrate, forming a capacitor on the first insulating film, forming a second insulating film covering the capacitor, forming a metal wiring on the second insulating film, forming a first capacitor protective insulating film covering the metal wiring and the second insulating film, forming an insulating sidewall on a side of the metal wiring, forming a third insulating film on the insulating sidewall, forming a hole by etching the third insulating film under a condition that an etching rate of the insulating sidewall would be lower than that of the third insulating film, and forming a conductive plug inside the hole.Type: GrantFiled: March 31, 2008Date of Patent: January 1, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Hideaki Kikuchi, Kouichi Nagai
-
Patent number: 8329533Abstract: A stacked capacitor for double-poly flash memory is provided. The stacked capacitor is formed by a lower electrode, a lower dielectric layer, a central electrode, an upper dielectric layer, and an upper electrode, wherein the lower electrode is a doped region in a substrate. The manufacturing process of this stacked capacitor can be fully integrated in to the manufacturing process of the double-poly flash memory cell.Type: GrantFiled: May 17, 2010Date of Patent: December 11, 2012Assignee: Chingis Technology CorporationInventors: Julian Chang, An-Xing Shen, Soon-Won Kang
-
Patent number: 8318560Abstract: Methods of forming a capacitor of an integrated circuit device include forming a lower electrode of the capacitor on an integrated circuit substrate without exposing a contact plug to be coupled to the lower electrode. A supporting conductor is formed coupling the lower electrode to the contact plug after forming the lower electrode. A capacitor dielectric layer is formed on the lower electrode and an upper electrode of the capacitor is formed on the capacitor dielectric layer.Type: GrantFiled: February 28, 2007Date of Patent: November 27, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Wan-Don Kim, Cha-Young Yoo, Suk-Jin Chung, Jin-Yong Kim
-
Patent number: 8313979Abstract: A device includes a substrate having a first region and a second region. The first region comprises a first field effect transistor having a horizontal channel region within the substrate, a gate overlying the horizontal channel region, and a first dielectric covering the gate of the first field effect transistor. The second region of the substrate includes a second field effect transistor comprising a first terminal extending through the first dielectric to contact the substrate, a second terminal overlying the first terminal and having a top surface, and a vertical channel region separating the first and second terminals. The second field effect transistor also includes a gate on the first dielectric and adjacent the vertical channel region, the gate having a top surface that is co-planar with the top surface of the second terminal.Type: GrantFiled: May 18, 2011Date of Patent: November 20, 2012Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Hsiang-Lan Lung, Chung Hon Lam
-
Patent number: 8309416Abstract: A semiconductor device with reduced resistance of a buried bit line, and a method for fabricating the same. The method for fabricating a semiconductor device includes etching a semiconductor substrate to form a plurality of active regions which are separated from one another by trenches formed in between, forming a side contact on a sidewall of each active region, and forming metal bit lines, each filling a portion of a respective trench and connected to the side contact.Type: GrantFiled: December 30, 2009Date of Patent: November 13, 2012Assignee: Hynix Semiconductor Inc.Inventors: Eun-Shil Park, Yong-Seok Eun, Kee-Jeung Lee, Min-Soo Kim
-
Patent number: 8309412Abstract: A method for forming a semiconductor device includes: etching a hard mask layer and a conductive layer formed on a semiconductor substrate, a lower structure being formed on the semiconductor substrate; forming a sacrificial insulating layer at upper parts of the etched hard mask layer and the etched conductive layer of a peripheral circuit region; forming an isolation insulating layer at an upper part of an isolation insulating layer of a cell region; forming spacers at sidewalls of the etched hard mask layer, the etched conductive layer, and the isolation insulating layer of the cell region, respectively; forming storage electrode contact plugs at both sides of each of the spacers, respectively; and removing the sacrificial insulating layer to expose the semiconductor substrate of the peripheral circuit region, and etching the lower structure to expose the semiconductor substrate of the peripheral circuit region.Type: GrantFiled: July 23, 2010Date of Patent: November 13, 2012Assignee: Hynix Semiconductor Inc.Inventor: Young Man Cho
-
Patent number: 8309415Abstract: Methods of forming memory cells are disclosed which include forming a pillar above a substrate, the pillar including a steering element and a memory element, and performing one or more etches vertically through the memory element, but not the steering element, to form multiple memory cells that share a single steering element. Memory cells formed from such methods, as well as numerous other aspects are also disclosed.Type: GrantFiled: August 13, 2009Date of Patent: November 13, 2012Assignee: SanDisk 3D LLCInventors: Huiwen Xu, Er-Xuan Ping, Roy E. Scheuerlein
-
Patent number: 8293600Abstract: Memory devices and methods for manufacturing are described herein. A memory device as described herein includes a first electrode layer, a second electrode layer, and a thermal isolation structure including a layer of thermal isolation material between the first and second electrode layers. The first and second electrode layers and the thermal isolation structure define a multi-layer stack having a sidewall. A sidewall conductor layer including a sidewall conductor material is on the sidewall of the multi-layer stack. The sidewall conductor material has an electrical conductivity greater than that of the thermal isolation material. A memory element including memory material is on and in contact with the second electrode layer.Type: GrantFiled: December 6, 2011Date of Patent: October 23, 2012Assignee: Macronix International Co., Ltd.Inventor: Shih-Hung Chen
-
Patent number: 8288212Abstract: A method of fabricating a pixel structure of a thin film transistor liquid crystal display is provided. A transparent conductive layer and a first metallic layer are sequentially formed over a substrate. The first metallic layer and the transparent conductive layer are patterned to form a gate pattern and a pixel electrode pattern. A gate insulating layer and a semiconductor layer are sequentially formed over the substrate. A patterning process is performed to remove the first metallic layer in the pixel electrode pattern while remaining the gate insulating layer and the semiconductor layer over the gate pattern. A second metallic layer is formed over the substrate. The second metallic layer is patterned to form a source/drain pattern over the semiconductor layer. A passivation layer is formed over the substrate and then the passivation layer is patterned to expose the transparent conductive layer in the pixel electrode pattern.Type: GrantFiled: March 15, 2011Date of Patent: October 16, 2012Assignee: Au Optronics CorporationInventors: Mao-Tsun Huang, Tzufong Huang
-
Patent number: 8283235Abstract: A method of manufacturing a semiconductor device including a plurality of capacitors each of which has bottom electrode, dielectric layer, and top electrode includes stacking a bottom electrode layer, a dielectric layer and an top electrode layer, patterning the top electrode layer to form a plurality of top electrodes arranged in a column, forming a mask pattern that covers the plurality of top electrodes and leaves an end part of the outermost top electrode of the arrangement of the plurality of top electrodes exposed, and patterning the dielectric layer using the mask pattern.Type: GrantFiled: July 31, 2009Date of Patent: October 9, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Satoru Mihara
-
Patent number: 8283227Abstract: In a method for manufacturing a semiconductor memory device, a three dimensional lower electrode including a titanium nitride film is formed on a semiconductor substrate, and a dielectric film is formed on the surface of the lower electrode. After a first upper electrode is formed at a temperature that the crystal of the dielectric film is not grown on the surface of the dielectric film, the first upper electrode and the dielectric film are heat-treated at a temperature that the crystal of the dielectric film is grown to convert at least a portion of the dielectric film into a crystalline state. Thereafter, a second upper electrode is formed on the surface of the first upper electrode.Type: GrantFiled: October 27, 2011Date of Patent: October 9, 2012Assignee: Elpida Memory, Inc.Inventors: Toshiyuki Hirota, Takakazu Kiyomura
-
Publication number: 20120252178Abstract: A capacitor and an NVM cell are formed in an integrated fashion so that the etching of the capacitor is useful in end point detection of an etch of the NVM cell. This is achieved using two conductive layers over an NVM region and over a capacitor region. The first conductive layer is patterned in preparation for a subsequent patterning step which includes a step of patterning both the first conductive layer and the second conductive layer in both the NVM region and the capacitor region. The subsequent etch provides for an important alignment of a floating gate to the overlying control gate by having both conductive layers etched using the same mask. During this subsequent etch, the fact that first conductive material is being etched in the capacitor region helps end point detection of the etch of the first conductive layer in the NVM region.Type: ApplicationFiled: March 31, 2011Publication date: October 4, 2012Inventors: Bradley P. Smith, Mehul D. Shroff
-
Patent number: 8278156Abstract: Systems and methods of semiconductor device fabrication and layout generation are disclosed. An exemplary method includes processes of depositing a layer of a first material and patterning the layer to form an initial pattern, wherein the initial pattern defines critical features of the layout elements using a single exposure; depositing spacer material over the first pattern on the substrate and etching the spacer material such that the spacer material is removed from horizontal surfaces of the substrate and the first pattern but remains adjacent to vertical surfaces of the first pattern; removing the initial pattern from the substrate while leaving the spacer material in a spacer pattern; filling the spacer pattern with final material; and trimming the tilled pattern to remove portions of the final material beyond dimensions of the layout elements.Type: GrantFiled: September 23, 2010Date of Patent: October 2, 2012Assignee: Cadence Design Systems, Inc.Inventor: Christophe Pierrat
-
Patent number: 8273261Abstract: The invention includes methods in which silicon is removed from titanium-containing container structures with an etching composition having a phosphorus-and-oxygen-containing compound therein. The etching composition can, for example, include one or both of ammonium hydroxide and tetra-methyl ammonium hydroxide. The invention also includes methods in which titanium-containing whiskers are removed from between titanium-containing capacitor electrodes. Such removal can be, for example, accomplished with an etch utilizing one or more of hydrofluoric acid, ammonium fluoride, nitric acid and hydrogen peroxide.Type: GrantFiled: March 30, 2010Date of Patent: September 25, 2012Assignee: Micron Technology, Inc.Inventor: Prashant Raghu
-
Publication number: 20120231592Abstract: A memory device comprising a vertical transistor includes a digit line that is directly coupled to the source regions of each memory cell. Because an electrical plug is not used to form a contact between the digit line and the source regions, a number of fabrication steps may be reduced and the possibility for manufacturing defects may also be reduced. In some embodiments, a memory device may include a vertical transistor having gate regions that are recessed from an upper portion of a silicon substrate. With the gate regions recessed from the silicon substrate, the gate regions are spaced further from the source/drain regions and, accordingly, cross capacitance between the gate regions and the source/drain regions may be reduced.Type: ApplicationFiled: May 11, 2012Publication date: September 13, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Gordon Haller, Sanh Dang Tang, Steve Cummings
-
Patent number: 8264022Abstract: A semiconductor device and associated methods, the semiconductor device including a semiconductor layer including a first region and a second region, a first contact plug disposed on the semiconductor layer and electrically connected to the first region, a second contact plug disposed on the semiconductor layer and electrically connected to the second region, a conductive layer electrically connected to the first contact plug, the conductive layer having a side surface and a bottom surface, and an insulating layer disposed between the conductive layer and the second contact plug so as to insulate the conductive layer from the second contact plug, the insulating layer facing the side surface and a portion of the bottom surface of the conductive layer.Type: GrantFiled: October 28, 2009Date of Patent: September 11, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-man Yoon, Gyo-young Jin, Hyeong-sun Hong, Makoto Yoshida, Bong-soo Kim
-
Patent number: 8263456Abstract: A capacitor includes a first capacitor structure on a substrate, the first capacitor structure including a first electrode, a first dielectric layer pattern, and a second electrode, a second capacitor structure on the first capacitor structure, the second capacitor structure including a third electrode, a second dielectric layer pattern, and a fourth electrode, at least one first contact pad on a side of the first electrode, and a wiring structure connecting the at least one first contact pad and the fourth electrode.Type: GrantFiled: June 3, 2011Date of Patent: September 11, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Kwan-Young Yun
-
Patent number: 8263457Abstract: A method of forming a plurality of capacitors includes an insulative material received over a capacitor array area and a circuitry area. The array area comprises a plurality of capacitor electrode openings within the insulative material received over individual capacitor storage node locations. The intervening area comprises a trench. Conductive metal nitride-comprising material is formed within the openings and against a sidewall portion of the trench to less than completely fill the trench. Inner sidewalls of the conductive material within the trench are annealed in a nitrogen-comprising atmosphere. The insulative material within the array area is etched with a liquid etching solution effective to expose outer sidewall portions of the conductive material within the array area. The conductive material within the array area is incorporated into a plurality of capacitors.Type: GrantFiled: October 10, 2011Date of Patent: September 11, 2012Assignee: Micron Technology, Inc.Inventors: Vishwanath Bhat, Kevin R. Shea
-
Patent number: 8253191Abstract: A vertical semiconductor material mesa upstanding from a semiconductor base that forms a conductive channel between first and second doped regions. The first doped region is electrically coupled to one or more first silicide layers on the surface of the base. The second doped region is electrically coupled to a second silicide layer on the upper surface of the mesa. A gate conductor is provided on one or more sidewalls of the mesa.Type: GrantFiled: November 8, 2011Date of Patent: August 28, 2012Assignee: Micron Technology, Inc.Inventors: Gurtej Sandhu, Chandra Mouli, John K. Zahurak
-
Patent number: 8255858Abstract: According to one exemplary embodiment, a method for adjusting geometry of a capacitor includes fabricating a first composite capacitor residing in a first standard cell with a first set of process parameters. The method further includes using a second standard cell having substantially same dimensions as the first standard cell. The method further includes using a capacitance value from the first composite capacitor to adjust a geometry of a second composite capacitor residing in the second standard cell, wherein the second composite capacitor is fabricated with a second set of process parameters. The geometry of the second composite capacitor can be adjusted to cause the second composite capacitor to have a capacitance value substantially equal to the capacitance value from the first composite capacitor.Type: GrantFiled: November 26, 2008Date of Patent: August 28, 2012Assignee: Broadcom CorporationInventors: Peter Huang, Ming-Chun Chen
-
Patent number: 8247304Abstract: Provided is a method of manufacturing a semiconductor device having a capacitor under bit line (CUB) structure capable of increasing a gap between a bit line in a cell area and an upper plate of a capacitor, reducing coupling capacitance therebetween, and forming deep contacts in a logic area. A capacitor including a lower electrode, a dielectric material layer, and an upper electrode is formed in an opening of a first insulating layer for exposing a first part of a semiconductor substrate in a cell area. A second insulating layer is formed on the first insulating layer. The first and second insulating layers are etched. First and second contact plugs are formed in first and second contact holes for exposing second and third parts in the cell area and the logic area. A third insulating layer including first through third conductive studs is formed on the second insulating layer.Type: GrantFiled: November 24, 2009Date of Patent: August 21, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Kwan-young Youn
-
Patent number: 8242551Abstract: The present disclosure provides a semiconductor device that includes a semiconductor substrate, an isolation structure formed in the semiconductor substrate, a conductive layer formed over the isolation structure, and a metal-insulator-metal (MIM) capacitor formed over the isolation structure. The MIM capacitor has a crown shape that includes a top electrode, a first bottom electrode, and a dielectric disposed between the top electrode and the first bottom electrode, the first bottom electrode extending at least to a top surface of the conductive layer.Type: GrantFiled: March 4, 2009Date of Patent: August 14, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Cheng Ching, Kuo-Chi Tu, Chun-Yao Chen
-
Patent number: 8241708Abstract: Metal and/or silicon oxides are produced by hydrolysis of alkoxide precursors in the presence of either an acid catalyst or a base catalyst in a supercritical fluid solution. The solubility of the acid catalysts in the supercritical fluid can be increased by complexing the catalyst with a Lewis base that is soluble in the supercritical fluid. The solubility of the base catalysts in the supercritical fluid can be increased by complexing the catalyst with a Lewis acid that is soluble in the supercritical fluid. The solubility of water in the solution is increased by the interaction with the acid or base catalyst.Type: GrantFiled: March 9, 2005Date of Patent: August 14, 2012Assignees: Micron Technology, Inc., Idaho Research FoundationInventors: Chien M. Wai, Hiroyuki Ohde, Stephen J. Kramer
-
Patent number: 8241987Abstract: A method of forming a capacitor includes providing material having an opening therein over a node location on a substrate. A shield is provided within and across the opening, with a void being received within the opening above the shield and a void being received within the opening below the shield. The shield is etched through within the opening. After the etching, a first capacitor electrode is formed within the opening in electrical connection with the node location. A capacitor dielectric and a second capacitor electrode are formed operatively adjacent the first capacitor electrode.Type: GrantFiled: May 17, 2011Date of Patent: August 14, 2012Assignee: Micron Technology, Inc.Inventors: Mark Kiehlbauch, Kevin R. Shea
-
Publication number: 20120193696Abstract: In order to achieve the reduction of contact resistance by forming a metal silicide layer with a sufficient thickness in an interface between a polycrystalline silicon plug and an upper conductive plug, the polycrystalline silicon plug contains germanium, which is ion-implanted before forming the metal silicide layer.Type: ApplicationFiled: January 25, 2012Publication date: August 2, 2012Applicant: ELPIDA MEMORY, INC.Inventor: Yoichi FUKUSHIMA
-
Patent number: 8232189Abstract: The present invention provides a manufacturing method of a dielectric film which reduces a leak current value while suppressing the reduction of a relative permittivity, suppresses the reduction of a deposition rate caused by the reduction of a sputtering rate, and also provides excellent planar uniformity. A dielectric film manufacturing method according to an embodiment of the present invention is forms a dielectric film of a metal oxide mainly containing Al, Si, and O on a substrate, and comprises steps of forming the metal oxide having an amorphous structure in which a molar fraction between an Al element and a Si element, Si/(Si+Al), is 0<Si/(Si+Al)?0.1, and subjecting the metal oxide having the amorphous structure to annealing treatment at a temperature of 1000° C. or more to form the metal oxide including a crystalline phase.Type: GrantFiled: December 21, 2010Date of Patent: July 31, 2012Assignee: Canon Anelva CorporationInventors: Junko Ono, Naomu Kitano, Takashi Nakagawa
-
Patent number: 8222683Abstract: To realize miniaturization/high integration and increase in the amount of accumulated charges, and to give a memory structure having a high reliability. A 1 transistor 1 capacitor (1T1C) structure having 1 ferroelectric capacitor structure and 1 selection transistor every memory cell is adopted, and respective capacitor structures are disposed respectively in either one layer of interlayer insulating films of 2 layers having different heights from the surface of a semiconductor substrate.Type: GrantFiled: September 6, 2006Date of Patent: July 17, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Yoshimasa Horii
-
Patent number: 8222105Abstract: A memory device comprising a vertical transistor includes a digit line that is directly coupled to the source regions of each memory cell. Because an electrical plug is not used to form a contact between the digit line and the source regions, a number of fabrication steps may be reduced and the possibility for manufacturing defects may also be reduced. In some embodiments, a memory device may include a vertical transistor having gate regions that are recessed from an upper portion of a silicon substrate. With the gate regions recessed from the silicon substrate, the gate regions are spaced further from the source/drain regions and, accordingly, cross capacitance between the gate regions and the source/drain regions may be reduced.Type: GrantFiled: February 10, 2010Date of Patent: July 17, 2012Assignee: Micron Technology, Inc.Inventors: Gordon Haller, Sanh D. Tang, Steve Cummings
-
Patent number: 8217439Abstract: Some embodiments include methods of forming capacitors. A first capacitor storage node may be formed within a first opening in a first sacrificial material. A second sacrificial material may be formed over the first capacitor storage node and over the first sacrificial material, and a retaining structure may be formed over the second sacrificial material. A second opening may be formed through the retaining structure and the second sacrificial material, and a second capacitor storage node may be formed within the second opening and against the first storage node. The first and second sacrificial materials may be removed, and then capacitor dielectric material may be formed along the first and second storage nodes. Capacitor electrode material may then be formed along the capacitor dielectric material. Some embodiments include methods of forming DRAM unit cells, and some embodiments include DRAM unit cell constructions.Type: GrantFiled: April 5, 2011Date of Patent: July 10, 2012Assignee: Micron Technology, Inc.Inventor: John Kennedy
-
Patent number: 8211763Abstract: A method of forming a vertical field effect transistor includes etching an opening into semiconductor material. Sidewalls and radially outermost portions of the opening base are lined with masking material. A semiconductive material pillar is epitaxially grown to within the opening adjacent the masking material from the semiconductor material at the opening base. At least some of the masking material is removed from the opening. A gate dielectric is formed radially about the pillar. Conductive gate material is formed radially about the gate dielectric. An upper portion of the pillar is formed to comprise one source/drain region of the vertical transistor. Semiconductive material of the pillar received below the upper portion is formed to comprise a channel region of the vertical transistor. Semiconductor material adjacent the opening is formed to comprise another source/drain region of the vertical transistor. Other aspects and implementations are contemplated.Type: GrantFiled: February 28, 2011Date of Patent: July 3, 2012Assignee: Micron Technologies, Inc.Inventors: Larson D. Lindholm, David K. Hwang
-
Patent number: 8187934Abstract: A method of fabricating a memory cell comprises forming a plurality of doped semiconductor layers on a carrier substrate. The method further comprises forming a plurality of digit lines separated by an insulating material. The digit lines are arrayed over the doped semiconductor layers. The method further comprises etching a plurality of trenches into the doped semiconductor layers. The method further comprises depositing an insulating material into the plurality of trenches to form a plurality of electrically isolated transistor pillars. The method further comprises bonding at least a portion of the structure formed on the carrier substrate to a host substrate. The method further comprises separating the carrier substrate from the host substrate.Type: GrantFiled: July 27, 2010Date of Patent: May 29, 2012Assignee: Micron Technology, Inc.Inventors: David H. Wells, H. Montgomery Manning
-
Patent number: 8183109Abstract: Disclosed is a method of manufacturing a semiconductor device, which comprises the steps of: forming a hydrogen diffusion preventing insulating film covering capacitors; forming a capacitor protecting insulating film on the hydrogen diffusion preventing insulating film; and forming a first insulating film on the capacitor protecting insulating film by a plasma CVD method where, while a high-frequency bias electric power is applied toward the semiconductor substrate, a plasma-generating high frequency electric power is applied to first deposition gas containing oxygen and silicon compound gas. In the method, a condition by which moisture content in the capacitor protecting insulating film becomes less than that in the first insulating film is adopted as a film deposition condition for the capacitor protecting insulating film.Type: GrantFiled: March 25, 2010Date of Patent: May 22, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Kazutoshi Izumi, Kouichi Koseko
-
Publication number: 20120119279Abstract: One aspect of the present subject matter relates to a memory. A memory embodiment includes a nanofin transistor having a first source/drain region, a second source/drain region above the first source/drain region, and a vertically-oriented channel region between the first and second source/drain regions. The nanofin transistor also has a surrounding gate insulator around the nanofin structure and a surrounding gate surrounding the channel region and separated from the nanofin channel by the surrounding gate insulator. The memory includes a data-bit line connected to the first source/drain region, at least one word line connected to the surrounding gate of the nanofin transistor, and a stacked capacitor above the nanofin transistor and connected between the second source/drain region and a reference potential. Other aspects are provided herein.Type: ApplicationFiled: January 24, 2012Publication date: May 17, 2012Inventor: Leonard Forbes
-
Patent number: 8168448Abstract: The present invention discloses a ferroelectric register and a method for manufacturing a capacitor of the same. The ferroelectric register is configured to reduce probability of data storage failure due to a weak state capacitor, by connecting a plurality of capacitors in parallel in a ferroelectric capacitor unit for storing data, instead of using a single capacitor, thereby improving storage reliability and stability. In addition, the ferroelectric register obtains a data sensing margin by pumping a cell plate signal into not a power voltage level but a pumping voltage level.Type: GrantFiled: April 18, 2008Date of Patent: May 1, 2012Assignee: Hynix Semiconductor Inc.Inventor: Hee Bok Kang
-
Patent number: 8169015Abstract: This semiconductor device according to the present invention includes a plurality of cylindrical lower electrodes aligned densely in a memory array region; a plate-like support which is contacted on the side surface of the cylindrical lower electrodes, and links to support the plurality of the cylindrical lower electrodes; a pore portion provided in the plate-like support; a dielectric film covering the entire surface of the cylindrical lower electrodes and the plate-like support in which the pore portion is formed; and an upper electrode formed on the surface of the dielectric film, wherein the boundary length of the part on the side surface of the cylindrical lower electrode which is exposed on the pore portion is shorter than the boundary length of the part on the side surface of the cylindrical lower electrode which is not exposed on the pore portion.Type: GrantFiled: May 6, 2008Date of Patent: May 1, 2012Assignee: Elpida Memory, Inc.Inventor: Toshiyuki Hirota
-
Patent number: 8163646Abstract: A method for manufacturing an interconnection wiring structure of a semiconductor device includes forming an isolation region, which arranges active regions in a diagonal direction, in a semiconductor substrate; forming first damascene trenches, which open upper portions of a bit line contacts, by selectively etching a second interlayer insulation layer; forming bit lines which fill the first damascene trenches; forming second damascene trenches, which expose portions of the active region, by selectively etching the portion of a second interlayer insulation layer between the bit lines and the portion of the first interlayer insulation layer thereunder; attaching trench spacer on side walls of the second damascene trench; forming storage node contact lines which fill the second damascene trenches.Type: GrantFiled: November 9, 2009Date of Patent: April 24, 2012Assignee: Hynix Semiconductor Inc.Inventor: Chun Soo Kang
-
Patent number: 8163613Abstract: A method of forming a plurality of capacitors includes forming a plurality of individual capacitor electrodes using two masking steps. An earlier of the two masking steps is used to form an array of first openings over a plurality of storage node contacts. A later of the two masking steps is used to form an array of second openings received partially over and partially offset from the array of first openings. Overlapping portions of the first and second openings are received over the storage node contacts. After both of the two masking steps, conductive material of the individual capacitor electrodes is deposited into the overlapping portions of each of the first and second openings. The individual capacitor electrodes are incorporated into a plurality of capacitors. Other aspects and implementations are contemplated.Type: GrantFiled: June 25, 2010Date of Patent: April 24, 2012Assignee: Micron Technology, Inc.Inventor: Fred D. Fishburn
-
Patent number: 8158477Abstract: A method for forming a pixel of an electroluminescence device includes providing a substrate; defining at least a first area for capacitors and a second area for a transistor on the substrate; forming a first conductive layer over the first area; forming a first dielectric layer over the first conductive layer; forming a second conductive layer over the first dielectric layer; forming a second dielectric layer over the second conductive layer; forming a third conductive layer over the second dielectric layer; forming a layer of capping silicon nitride between the second dielectric layer and the third conductive layer; forming a semiconductor layer over the second area; forming a gate oxide layer over the second area; and forming a fourth conductive layer over the gate oxide layer.Type: GrantFiled: February 22, 2011Date of Patent: April 17, 2012Assignee: AU Optronics CorporationInventor: Wein-Town Sun
-
Patent number: 8159016Abstract: A capacitor of a semiconductor device, and a method of manufacturing the capacitor of the semiconductor device, include a lower electrode layer, a dielectric layer, and an upper electrode layer, wherein the dielectric layer includes tantalum (Ta) oxide and an oxide of a Group 5 element, such as niobium (Nb) or vanadium (V).Type: GrantFiled: December 15, 2004Date of Patent: April 17, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-ho Park, Jung-hyun Lee
-
Publication number: 20120086066Abstract: A semiconductor memory device includes a semiconductor substrate, a semiconductor pillar extending from the semiconductor substrate, the semiconductor pillar comprising a first region, a second region, and a third region, the second region positioned between the first region and the third region, the third region positioned between the second region and the semiconductor substrate, immediately adjacent regions having different conductivity types, a first gate pattern disposed on the second region with a first insulating layer therebetween, and a second gate pattern disposed on the third region, wherein the second region is ohmically connected to the substrate by the second gate pattern.Type: ApplicationFiled: April 29, 2011Publication date: April 12, 2012Inventors: Daeik KIM, HyeongSun HONG, Yoosang HWANG, Hyun-Woo CHUNG
-
Publication number: 20120086065Abstract: Provided is a semiconductor device having a vertical channel transistor and method of fabricating the same. The semiconductor device includes first and second field effect transistors, wherein a channel region of the first field effect transistor serves as source/drain electrodes of the second field effect transistor, and a channel region of the second field effect transistor serves as source/drain electrodes of the first field effect transistor.Type: ApplicationFiled: April 29, 2011Publication date: April 12, 2012Inventors: Daeik KIM, Yongchul Oh, Yoosang Hwang, Hyun-Woo Chung, Young-Seung Cho
-
Patent number: 8153527Abstract: A method for fabricating a semiconductor device is provided. The method comprising forming a first layer over a substrate and a second layer over the first layer. A patterned masking layer is subsequently provided over the second layer and a patterned second layer with outwardly tapered sidewalls is formed by isotropically etching exposed portions of the second layer. A patterned first layer is the formed by etching the first layer in accordance with the patterned second layer.Type: GrantFiled: October 13, 2008Date of Patent: April 10, 2012Assignee: Globalfoundries Singapore Pte. Ltd.Inventors: Soon Yoong Loh, Carol Goh, Kin Wai Tang, Kim Foong Kong
-
Patent number: 8148223Abstract: Embedded memories. The devices include a substrate, a first dielectric layer, a second dielectric layer, a third dielectric layer, and a plurality of capacitors. The substrate comprises transistors. The first dielectric layer, embedding first and second conductive plugs electrically connecting the transistors therein, overlies the substrate. The second dielectric layer, comprising a plurality of capacitor openings exposing the first conductive plugs, overlies the first dielectric layer. The capacitors comprise a plurality of bottom plates, respectively disposed in the capacitor openings, electrically connecting the first conductive plugs, a plurality of capacitor dielectric layers respectively overlying the bottom plates, and a top plate, comprising a top plate opening, overlying the capacitor dielectric layers. The top plate opening exposes the second dielectric layer, and the top plate is shared by the capacitors.Type: GrantFiled: May 22, 2006Date of Patent: April 3, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yi-Ching Lin, Chun-Yao Chen, Chen-Jong Wang, Shou-Gwo Wuu, Chung S. Wang, Chien-Hua Huang, Kun-Lung Chen, Ping Yang
-
Patent number: 8148765Abstract: A resistive memory device includes a first electrode, a resistive oxidation structure and a second electrode. The resistive oxidation structure has sets of oxidation layers stacked on the first electrode. Each set is made up of a first metal oxide layer and a second metal oxide layer which is disposed on and is thinner than the first metal oxide layer. The first metal oxidation layer of the first one of the sets of oxidation layers contacts an upper surface of the first electrode. The second electrode is formed on the resistive oxidation structure. The resistance of the oxidation structure can be changed by an electric field.Type: GrantFiled: December 30, 2009Date of Patent: April 3, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Jun Shim, Han-Sin Lee, In-Gyu Baek, Jinshi Zhao, Eun-Kyung Yim
-
Patent number: 8143698Abstract: A problem of an increased manufacturing cost is caused in conventional semiconductor devices. A semiconductor device 1 includes: a lower electrode 102 provided on a semiconductor substrate 101; an insulating film 105, provided on the lower electrode 102 so as to be in contact with the lower electrode 102; an upper electrode 103, provided on the insulating film 105 so as to be in contact with the insulating film 105; an opening portion 121, provided in the lower electrode 102 and extending through the lower electrode 102; and an opening portion 122, provided in the upper electrode 103 and extending through the upper electrode 103. The insulating film 123 is embedded in the opening portion 121 that is provided in the lower electrode 102. Similarly, the insulating film 124 is embedded in the opening portion 122 that is provided in the upper electrode 103.Type: GrantFiled: August 4, 2009Date of Patent: March 27, 2012Assignee: Renesas Electronics CorporationInventor: Chikashi Yoshinaga
-
Patent number: 8143136Abstract: A method for fabricating a crown-shaped capacitor includes providing a first dielectric layer with a protective pillar formed thereover, including a first conductive layer, a protective layer, and a mask layer. A second conductive layer is formed over a sidewall of the protective pillar. A first capacitance layer and a third conductive layer are formed over the first dielectric layer. A sacrificial layer is formed over the third conductive layer. The sacrificial layer, the third conductive layer, the first capacitance layer, the second conductive layer, and the mask layer above the protective layer are partially removed. The second conductive layer and the third conductive are removed to form a recess adjacent to the first capacitance layer. The protective layer is removed and an opening is formed to expose the first and second conductive layers. A second capacitance layer and a fourth conductive layer are formed in the opening. The sacrificial layer is removed to expose the third conductive layer.Type: GrantFiled: December 28, 2010Date of Patent: March 27, 2012Assignee: Taiwan Memory CorporationInventor: Chao-Hsi Chung
-
Patent number: 8143152Abstract: A semiconductor device 100 includes: a silicon substrate 102; a first gate 114a including a gate electrode 108 formed on the silicon substrate 102 and sidewalls 112 formed on the sidewalls of the gate electrode 108; a silicide layer 132 formed lateral to the sidewalls 112 of the first gate 114a on a surface of the silicon substrate 102; and a contact 164 which overlaps at least partially in plan view with the first gate 114a and reaches to the silicide layer 132 of the surface of the silicon substrate 102; wherein an insulator film is located between the contact 164 and the gate electrode 108 of the first gate 114a.Type: GrantFiled: July 15, 2009Date of Patent: March 27, 2012Assignee: Renesas Electronics CorporationInventor: Masashige Moritoki
-
Patent number: 8138039Abstract: A vertical transistor having a wrap-around-gate and a method of fabricating such a transistor. The wrap-around-gate (WAG) vertical transistors are fabricated by a process in which source, drain and channel regions of the transistor are automatically defined and aligned by the fabrication process, without photolithographic patterning.Type: GrantFiled: March 25, 2011Date of Patent: March 20, 2012Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, Robert J. Burke, Anand Srinivasan
-
Patent number: 8138042Abstract: A capacitor includes a substrate (110, 210), a first electrically insulating layer (120, 220) over the substrate, and a fin (130, 231) including a semiconducting material (135) over the first electrically insulating layer. A first electrically conducting layer (140, 810) is located over the first electrically insulating layer and adjacent to the fin. A second electrically insulating layer (150, 910) is located adjacent to the first electrically conducting layer, and a second electrically conducting layer (160, 1010) is located adjacent to the second electrically insulating layer. The first and second electrically conducting layers together with the second electrically insulating layer form a metal-insulator-metal stack that greatly increases the capacitance area of the capacitor. In one embodiment the capacitor is formed using what may be referred to as a removable metal gate (RMG) approach.Type: GrantFiled: December 14, 2010Date of Patent: March 20, 2012Assignee: Intel CorporationInventors: Brian S. Doyle, Robert S. Chau, Suman Datta, Vivek De, Ali Keshavarzi, Dinesh Somasekhar
-
Patent number: 8133758Abstract: Provided is a method of fabricating a phase-change memory device. The phase-change memory device includes a memory cell having a switching device and a phase change pattern. The method includes; forming a TiC layer on a contact electrically connecting the switching device using a plasma enhanced cyclic chemical vapor deposition (PE-cyclic CVD) process, patterning the TiC layer to form a lower electrode on the contact, and forming the phase-change pattern on the lower electrode.Type: GrantFiled: November 23, 2009Date of Patent: March 13, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Gyu-Hwan Oh, Young-Lim Park, Soon-Oh Park, Jin-Il Lee, Chang-Su Kim