Amorphous Semiconductor Patents (Class 438/482)
-
Patent number: 7141491Abstract: Concentration of metal element which promotes crystallization of silicon and which exists within a crystalline silicon film obtained by utilizing the metal element is reduced. A first heat treatment for crystallization is performed after introducing nickel to an amorphous silicon film 103. Then, laser light is irradiated to diffuse nickel element which is concentrated locally. After that, another heat treatment is performed within an oxidizing atmosphere at a temperature higher than that of the previous heat treatment. At this time, HCl or the like is added to the atmosphere. A thermal oxide film 106 is formed in this step. At this time, gettering of the nickel element into the thermal oxide film 106 takes place. Then, the thermal oxide film 106 is removed. Thereby, a crystalline silicon film 107 having low concentration of the metal element and a high crystallinity can be obtained.Type: GrantFiled: December 19, 2005Date of Patent: November 28, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Teramoto, Jun Koyama, Yasushi Ogata, Masahiko Hayakawa, Mitsuaki Osame
-
Patent number: 7118994Abstract: Disclosed is a semiconductor device having a driver circuit operable at high speed and a method for manufacturing same. An active matrix liquid crystal display device uses a polysilicon film for its TFT active layer constituting a pixel matrix circuit because of low off current characteristics. On the other hand, a TFT active layer constituting driver circuits and a signal processing circuit uses a poly silicon germanium film because of high speed operation characteristics.Type: GrantFiled: July 1, 2004Date of Patent: October 10, 2006Assignee: Semiconductor Energy Laboratroy Co., Ltd.Inventors: Shunpei Yamazaki, Takeshi Fukunaga
-
Patent number: 7112500Abstract: The present invention provides a thin film transistor comprising a drain electrode and a source electrode separated by a channel region formed over a contact portion with an amorphous silicon layer and wherein an impurity from the channel region is removed and a remaining impurity is diffused into the contact portion to form a contact layer wherein the contact layer has a second resistance at least lower than the first resistance.Type: GrantFiled: July 11, 2001Date of Patent: September 26, 2006Assignee: Hitachi, Ltd.Inventors: Masahiko Ando, Masahiro Kawasaki, Masatoshi Wakagi
-
Patent number: 7109073Abstract: To provide technology that allows, by controlling a crystal orientation, forming a crystalline semiconductor film aligned in orientation and obtaining a crystalline semiconductor film whose impurity concentration is reduced. On an insulating surface, a first semiconductor region made of an amorphous semiconductor is formed, a continuous wave laser beam is scanned from one end of the first semiconductor region to the other end thereof, thereby the first semiconductor region is once melted and crystallized, thereafter in order to form an active layer of a TFT the first semiconductor region is etched, and thereby a second semiconductor region is formed. In a pattern of the second semiconductor region formed by the etching, in order to improve a field-effect mobility in the TFT, a scanning direction of the laser beam is allowed roughly coinciding with a channel length direction in a thin film transistor.Type: GrantFiled: August 16, 2002Date of Patent: September 19, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 7098084Abstract: In a crystallization process of an amorphous semiconductor film, a first polycrystalline semiconductor film, in which amorphous regions are dotted within the continuous crystal region, is obtained by performing heat treatment after introducing a metallic element which promotes crystallization on the amorphous semiconductor film. At this point, the amorphous regions are kept within a predetermined range. A laser beam having a wave length region, which can give more energy to the amorphous region than to the crystal region, is irradiated to the first polycrystalline semiconductor film, it is possible to crystallize the amorphous region without destroying the crystal region. If a TFT is manufactured based on a second polycrystalline semiconductor film, which is obtained through the above-mentioned crystallization processes, the TFT with high electric characteristics and less fluctuation can be obtained.Type: GrantFiled: March 7, 2001Date of Patent: August 29, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Koichiro Tanaka, Hideto Ohnuma, Chiho Kokubo
-
Patent number: 7094442Abstract: A method is provided for forming an amorphous carbon layer, deposited on a dielectric material such as oxide, nitride, silicon carbide, carbon doped oxide, etc., or a metal layer such as tungsten, aluminum or poly-silicon. The method includes the use of chamber seasoning, variable thickness of seasoning film, wider spacing, variable process gas flows, post-deposition purge with inert gas, and post-deposition plasma purge, among others, to make the deposition of an amorphous carbon film at low deposition temperatures possible without any defects or particle contamination.Type: GrantFiled: July 13, 2004Date of Patent: August 22, 2006Assignee: Applied Materials, Inc.Inventors: Martin Jay Seamons, Wendy H. Yeh, Sudha S. R. Rathi, Heraldo L. Botelho
-
Patent number: 7084016Abstract: There is provided a technique to form a single crystal semiconductor thin film or a substantially single crystal semiconductor thin film. An amorphous semiconductor thin film is irradiated with ultraviolet light or infrared light, to obtain a crystalline semiconductor thin film (102). Then, the crystalline semiconductor thin film (102) is subjected to a heat treatment at a temperature of 900 to 1200° C. in a reducing atmosphere. The surface of the crystalline semiconductor thin film is extremely flattened through this step, defects in crystal grains and crystal grain boundaries disappear, and the single crystal semiconductor thin film or substantially single crystal semiconductor thin film is obtained.Type: GrantFiled: July 13, 1999Date of Patent: August 1, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hisashi Ohtani, Tamae Takano
-
Patent number: 7084017Abstract: A thin film transistor array substrate including an insulating substrate, a first metallic pattern formed on the insulating substrate, and an insulating film provided on the first metallic pattern. A semiconductor pattern is provided on the insulating film, and a second metallic pattern is provided on the semiconductor pattern. The second metallic pattern is surrounded by the semiconductor pattern.Type: GrantFiled: October 27, 2004Date of Patent: August 1, 2006Assignee: Advanced Display Inc.Inventors: Nobuhiro Nakamura, Kazunori Inoue, Takuji Yoshida, Kazuhiro Kobayashi, Ken Nakashima
-
Method for manufacturing polysilicon layer and method for manufacturing thin film transistor thereby
Patent number: 7081400Abstract: A method for manufacturing polysilicon layer is provided. At first, a substrate is provided. An amorphous silicon layer having a second region and a first region is formed on the substrate. The first region is thicker than the second region. The amorphous silicon layer is completely melted to form a melted amorphous silicon layer having a first melted region and a second melted region. The temperature of the bottom center of the first melted region is lower than that of the second melted region and that of the top of the first melted region. The melted amorphous silicon layer is crystallized to form a polysilicon layer. The crystallization begins from the bottom center of the first melted region to the second melted region and the top of the first melted region.Type: GrantFiled: January 26, 2005Date of Patent: July 25, 2006Assignee: Au Optronics Corp.Inventors: Yi-Wei Chen, Chih-Hsiung Chang, Tsung-Yi Hsu -
Patent number: 7074641Abstract: A method of forming a silicon-based thin film according to the present invention comprises introducing a source gas containing silicon fluoride and hydrogen into a vacuum vessel, and using a high frequency plasma CVD method to form a silicon-based thin film on a substrate introduced into the vacuum vessel, wherein a luminous intensity attributed to SiF? (440 nm) is not smaller than a luminous intensity attributed to H? (656 nm), thereby providing a photovoltaic element with excellent performance at a low cost as compared with a conventional one, a method of forming a silicon-based thin film with excellent characteristics in a short process cycle time at a further increased film-forming rate, a silicon-based thin film formed by the method, and a photovoltaic element comprising the silicon-based thin film with excellent characteristics, adhesion, and resistance to the environments.Type: GrantFiled: March 21, 2002Date of Patent: July 11, 2006Assignee: Canon Kabushiki KaishaInventors: Takaharu Kondo, Shotaro Okabe, Koichiro Moriyama, Takahiro Yajima, Takeshi Shishido
-
Patent number: 7063999Abstract: A thin film processing method for processing the thin film by irradiating an optical beam to the thin film. A unit of the irradiation of the optical beam includes a first and a second optical pulse irradiation to the thin film, and the unit of the irradiation is carried out repeatedly to process the thin film. The first and the second optical pulse have pulse waveforms different from each other. Preferably, a unit of the irradiation of the optical beam includes the a first optical pulse irradiated to the thin film and a second optical pulse irradiated to the thin film starting substantially simultaneous with the first optical pulse irradiation. In this case, the relationship between the first and the second optical pulse satisfies (the pulse width of the first optical pulse)<(the optical pulse of the second optical pulse) and (the irradiation intensity of the first optical pulse)?(the irradiation intensity of the second optical pulse).Type: GrantFiled: May 10, 2001Date of Patent: June 20, 2006Assignees: NEC Corporation, Sumitomo Heavy Industries, Ltd.Inventors: Hiroshi Tanabe, Akihiko Taneda
-
Patent number: 7045439Abstract: The invention includes a method of forming a semiconductor construction. A first substrate is provided which comprises silicon-containing structures separated from one another by an insulative material. The silicon-containing structures define an upper surface. A second semiconductor substrate is provided which comprises a monocrystalline material having a damage region therein. The second semiconductor substrate is bonded to the silicon-containing structures of the first substrate at the upper surface. The monocrystalline material is then cleaved along the damage region. The invention also encompasses a semiconductor construction comprising a first substrate having silicon-containing structures separated from one another by an insulative material, and a second substrate comprising a monocrystalline material.Type: GrantFiled: September 9, 2003Date of Patent: May 16, 2006Assignee: Micron Technology, Inc.Inventor: Fernando Gonzalez
-
Patent number: 7041520Abstract: A method for fabricating LCDs based on a plastic film is disclosed.Type: GrantFiled: October 18, 2004Date of Patent: May 9, 2006Assignee: Softpixel, Inc.Inventors: Won mi Hwang, Jong han Jeong
-
Patent number: 7037811Abstract: Concentration of metal element which promotes crystallization of silicon and which exists within a crystalline silicon film obtained by utilizing the metal element is reduced. A first heat treatment for crystallization is performed after introducing nickel to an amorphous silicon film 103. Then, laser light is irradiated to diffuse nickel element which is concentrated locally. After that, another heat treatment is performed within an oxidizing atmosphere at a temperature higher than that of the previous heat treatment. At this time, HCl or the like is added to the atmosphere. A thermal oxide film 106 is formed in this step. At this time, gettering of the nickel element into the thermal oxide film 106 takes place. Then, the thermal oxide film 106 is removed. Thereby, a crystalline silicon film 107 having low concentration of the metal element and a high crystallinity can be obtained.Type: GrantFiled: October 31, 2000Date of Patent: May 2, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Teramoto, Jun Koyama, Yasushi Ogata, Masahiko Hayakawa, Mitsuaki Osame
-
Patent number: 7033915Abstract: Disclosed is a method for crystallizing a single crystalline Si film on an amorphous substrate, such as a glass substrate or a plastic substrate. The method includes the steps of selectively irradiating the laser beam onto a pixel section TFT forming region and a peripheral circuit TFT forming region of the amorphous silicon film through primary and secondary laser irradiation processes, thereby forming a poly-silicon film and irradiating the laser beam onto one of grains formed in the poly-silicon film through a third laser irradiation process, thereby forming a single crystalline silicon region having a desired size on a predetermined portion of the amorphous silicon film. The amorphous silicon film is locally crystallized into the single crystalline silicon film so that characteristics of TFTs for the pixel section and the peripheral circuit are improved while ensuring high uniformity.Type: GrantFiled: June 30, 2004Date of Patent: April 25, 2006Assignee: BOE Hydis Technology Co., Ltd.Inventors: Myung Kwan Ryu, Ho Nyeon Lee, Jae Chul Park, Eok Su Kim, Kyoung Seok Son, Jun Ho Lee, Se Yeoul Kwon
-
Patent number: 7029961Abstract: A laser annealing mask is provided with cross-hatched sub-resolution aperture patterns. The mask comprises a first section with aperture patterns for transmitting approximately 100% of incident light, and at least one section with cross-hatched sub-resolution aperture patterns for diffracting incident light. In one aspect, a second mask section with cross-hatched sub-resolution aperture patterns has an area adjacent a vertical edge and a third mask section with cross-hatched sub-resolution aperture patterns adjacent the opposite vertical edge, with the first mask section being located between the second and third mask sections. The section with cross-hatched sub-resolution aperture patterns transmits approximately 40% to 70%, and preferably 50% to 60% of incident light energy density. In some aspects, the section with cross-hatched sub-resolution aperture patterns includes a plurality of different cross-hatched aperture patterns.Type: GrantFiled: August 5, 2004Date of Patent: April 18, 2006Assignee: Sharp Laboratories of America, Inc.Inventors: Mark Albert Crowder, Yasuhiro Mitani, Apostolos T. Voutsas
-
Patent number: 7026193Abstract: In a circuit including at least one thin film transistor formed on an insulating substrate, a region 105 to which metal elements that promote crystallinity are added is disposed apart from a semiconductor island region 101 that forms the thin film transistor by a distance y, has a width w, and extends longitudinally over an end portion of the semiconductor island region 101 by a distance x. Also, in a TFT manufactured in a region which is not interposed between the nickel added regions, another nickel added region is disposed (resultantly, which is interposed between two nickel added regions). Further, all the intervals between the respective nickel added regions are preferably identified with each other. Thus, a thin film transistor circuit being capable of a high speed operation (in general, some tens of Mhz and more) is formed. In particular, correcting the difference of crystal growths, using a crystalline silicon film added with nickel, TFTs with uniform characteristics can be provided.Type: GrantFiled: December 6, 1999Date of Patent: April 11, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hisashi Ohtani, Jun Koyama, Yasushi Ogata, Shunpei Yamazaki
-
Patent number: 7022591Abstract: The present invention uses higher protrusions of an initially formed silicon layer as crystalline seeds in the subsequent crystallization step so that the newly-formed polysilicon thin film has smoother and bigger silicon grains, and has lesser density of protrusions. Furthermore, the polysilicon thin film of the present invention can be applied to form polysilicon thin film transistors or other devices.Type: GrantFiled: April 7, 2004Date of Patent: April 4, 2006Assignee: Au Optronics CorporationInventor: Mao-Yi Chang
-
Patent number: 7015121Abstract: A method of manufacturing a semiconductor device comprises a step of depositing a crystalline insulating layer oriented in a predetermined crystal face orientation by epitaxial growth on an amorphous semiconductor layer, a step of depositing a second amorphous semiconductor layer on the crystalline insulating layer, a step of growing said first and second semiconductor layers into a polycrystal or single crystal layer in a solid phase, using said crystalline insulating film as core, and a step of forming a functional element containing said first and second semiconductor layer.Type: GrantFiled: August 4, 2004Date of Patent: March 21, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Yuichiro Mitani, Yukie Nishikawa
-
Patent number: 7015057Abstract: A data holding control signal for each data line is supplied to a plurality of source followers that are connected together in parallel. The parallel-connected source followers are a combination of at least one first follower that is illuminated with laser light only once and at least one second follower that is illuminated twice. A width of the laser light illumination for crystallization is equal to a pitch of the source followers multiplied by an integer that is not less than 3.Type: GrantFiled: February 27, 2003Date of Patent: March 21, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Jun Koyama, Yuji Kawasaki
-
Patent number: 7015123Abstract: A mask and its application in sequential lateral solidification (SLS) crystallization of amorphous silicon. The mask includes a light absorptive portion for blocking a laser beam and first and second light-transmitting portions each having an echelon formation with a tier-shaped outline. The first and second light-transmitting portions pass a laser beam and include a plurality of adjacent rectangular-shaped patterns that comprise the echelon formation. The second light-transmitting portion is located between the first light-transmitting portions and has fewer shaped-shaped patterns than the first light-transmitting portions. In operation, the mask moves transversely by no more than the width of the shaped-shaped patterns as a laser performs SLS crystallization. The first and second light-transmitting portions control grain growth such that high quality polycrystalline silicon is formed.Type: GrantFiled: June 18, 2004Date of Patent: March 21, 2006Assignee: LG.Philips LCD Co., Ltd.Inventor: Myoung-Su Yang
-
Patent number: 7001830Abstract: The present invention relates to inspection methods and systems utilized to provide a best means for inspection of a wafer. The methods and systems include wafer-to-reticle alignment, layer-to-layer alignment and wafer surface feature inspection. The wafer-to-reticle alignment is improved by the addition of diagonal lines to existing alignment marks to decrease the intersection size and corresponding area that a desired point can reside. Layer-to-layer alignment is improved in a similar manner by the addition of oblique and/or non-linear line segments to existing overlay targets. Also, providing for wafer surface inspection in a multitude of desired diagonal axes allows for more accurate feature measurement.Type: GrantFiled: September 2, 2003Date of Patent: February 21, 2006Assignee: Advanced Micro Devices, IncInventors: Khoi A. Phan, Bharath Rangarajan, Bhanwar Singh
-
Patent number: 7001831Abstract: A non-Si non-C-based gas is heated by a thermal catalysis body provided in a gas introduction channel, and the heated non-Si non-C-based gas and a material-based gas comprising Si and/or C are separately introduced into a film deposition space through a showerhead having a plurality of gas effusion ports, and in the film deposition space, a plasma space is formed by a nonplanar electrode connected to a radio frequency power supply, thereby forming a film on a substrate. Formation of high-quality Si-based films and C-based films can thus be accomplished at high deposition rate over large area with uniform film thickness and homogeneous quality. Also, highly efficient devices including photoelectric conversion devices represented by solar cells can be manufactured at low-cost by the use of such films.Type: GrantFiled: February 20, 2003Date of Patent: February 21, 2006Assignee: Kyocera CorporationInventors: Koichiro Niira, Hirofumi Senta, Hideki Hakuma, Hiroki Okui
-
Patent number: 6991997Abstract: Concerning an art related to a manufacturing method for a semiconductor device having an integrated circuit using thin film transistors on a substrate, a problem is to provide a condition for forming an amorphous silicon film having distortion. In the deposition of an amorphous silicon film using a sputter method, a condition is provided with a frequency of 15 to 25 kHz and a deposition power of 0.5 to 3 kW. This can sufficiently contain Ar at 10×1020/cm3 or more in an amorphous silicon film, thus making possible to form an amorphous silicon film having distortion.Type: GrantFiled: May 31, 2002Date of Patent: January 31, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toru Takayama, Kengo Akimoto
-
Patent number: 6982194Abstract: A semiconductor device, comprises a first electrode, a semiconductor film, a first insulating film and a second insulating film formed between the semiconductor film and the first electrode, a second electrode, and a third insulating film formed between the semiconductor film and the second electrode. The semiconductor film is formed on a flat surface of the second insulating film. A cross portion where the first electrode and the second electrode cross the semiconductor film at the same position is formed. The first electrode and the second electrode are connected to each other through an opening made in the first insulating film and the second insulating film outside the cross portion.Type: GrantFiled: April 19, 2002Date of Patent: January 3, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Akira Tsunoda, Shunpei Yamazaki, Jun Koyama
-
Patent number: 6982212Abstract: In the method of manufacturing a semiconductor device (1) with a semiconductor body (2), a doped zone (3) is formed in the semiconductor body (2). The semiconductor body (2) has a crystalline surface region (4), which crystalline surface region (4) is at least partly amorphized so as to form an amorphous surface layer (5). The amorphization is achieved by irradiating the surface (6) with a radiation pulse (7) which is absorbed by the crystalline surface region (4). The radiation pulse (7) has a wavelength which is chosen such that the radiation is absorbed by the crystalline surface region (4), and the energy flux of the radiation pulse (7) is chosen such that the crystalline surface layer (5) is melted. The method is useful for making ultra-shallow junctions.Type: GrantFiled: November 20, 2002Date of Patent: January 3, 2006Assignee: Koninklijke Philips Electronics N.V.Inventor: Peter Adriaan Stolk
-
Patent number: 6964831Abstract: A method of fabricating a polysilicon film by an excimer laser crystallization process is disclosed. First, a substrate with a first region, a second region surrounding the first region, and a third region is provided. An amorphous silicon film is formed on the substrate. A photo-etching process is performed to remove parts of amorphous silicon film in the third region to form an alignment mark. Then, a mask layer is formed on the amorphous silicon film and a second photo-etching process is performed to remove the mask layer in the first region to expose the amorphous silicon film in the first region. After that, an excimer laser irradiation process is performed so that the amorphous silicon film in the first region is crystallized and becomes a polysilicon film.Type: GrantFiled: July 25, 2003Date of Patent: November 15, 2005Assignee: AU Optronics Corp.Inventor: Kun-chih Lin
-
Patent number: 6962859Abstract: Thin, smooth silicon-containing films are prepared by deposition methods that utilize a silicon-containing precursor. In preferred embodiments, the methods result in Si-containing films that are continuous and have a thickness of about 150 ? or less, a surface roughness of about 5 ? rms or less, and a thickness non-uniformity of about 20% or less. Preferred silicon-containing films display a high degree of compositional uniformity when doped or alloyed with other elements. Preferred deposition methods provide improved manufacturing efficiency and can be used to make various useful structures such as wetting layers, HSG silicon, quantum dots, dielectric layers, anti-reflective coatings (ARC's), gate electrodes and diffusion sources.Type: GrantFiled: February 11, 2002Date of Patent: November 8, 2005Assignee: ASM America, Inc.Inventors: Michael A. Todd, Ivo Raaijmakers
-
Patent number: 6959029Abstract: A wide-slit lateral growth projection mask, projection system, and corresponding crystallization process are provided. The mask includes an opaque region with at least one a transparent slit in the opaque region. The slit has a width in the range of 10X to 50X micrometers, with respect to a X:1 demagnification system, and a triangular-shaped slit end. The triangular-shaped slit end has a triangle height and an aspect ratio in the range of 0.5 to 5. The aspect ratio is defined as triangle height/slit width. In some aspects, the triangular-shaped slit end includes one or more opaque blocking features. In another aspect, the triangular-shaped slit end has stepped-shaped sides. The overall effect of the mask is to promote uniformly oriented grain boundaries, even in the film areas annealed under the slit ends.Type: GrantFiled: July 22, 2004Date of Patent: October 25, 2005Assignee: Sharp Laboratories of America, Inc.Inventors: Apostolos T. Voutsas, Mark A. Crowder, Yasuhiro Mitani
-
Patent number: 6953717Abstract: A grain size of a crystal grain in a crystalline semiconductor film obtained by a thermal crystallization method using a metallic element is reduced. Thus, the number of crystal grains in active regions of a device is made uniform. The thermal crystallization method using a metallic element is performed for a semiconductor film formed on an insulating film formed at a lower temperature than that at formation of the semiconductor film and that at crystallization of the semiconductor film. By thermal treatment in a step of crystallizing the semiconductor film, stress of the insulating film is applied to the semiconductor film, thus causing distortion in the semiconductor film. When the distortion is caused, surface energy and a chemical potential of the semiconductor film are changed to promote the generation of a natural nucleus. Therefore, since a generation density of the crystal nucleus is increased, a grain size of a crystal grain can be reduced.Type: GrantFiled: October 7, 2004Date of Patent: October 11, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yasuyuki Arai, Shinji Maekawa
-
Patent number: 6951802Abstract: A spin addition method for catalyst elements is simple and very important technique, because the minimum amount of a catalyst element necessary for crystallization can be easily added by controlling the catalyst element concentration within a catalyst element solution, but there is a problem in that uniformity in the amount of added catalyst element within a substrate is poor. The non-uniformity in the amount of added catalyst element within the substrate is thought to influence fluctuation in crystallinity of a crystalline semiconductor film that has undergone thermal crystallization, and exert a bad influence on the electrical characteristics of TFTs finally structured by the crystalline semiconductor film. The present invention solves this problem with the aforementioned conventional technique.Type: GrantFiled: April 13, 2004Date of Patent: October 4, 2005Assignees: Semiconductor Energy Laboratory Co., Ltd., Sharp Kabushiki KaishaInventors: Misako Nakazawa, Toshiji Hamatani, Naoki Makita
-
Patent number: 6951770Abstract: The invention pertains to a method of manufacturing a photovoltaic foil comprising a TCO layer, a photovoltaic layer, and a back electrode, which method comprises the following steps: providing a conductive temporary substrate; applying a TCO layer on the temporary substrate; applying a photovoltaic layer on the TCO by means of electrodeposition, with the current during the electrodeposition being supplied at least through the temporary substrate; applying a back electrode; if so desired, applying a permanent substrate; removing the temporary substrate. The crux of the invention is that the unit of the conductive temporary substrate and the TCO functions as electrode during the electrodeposition of the photovoltaic layer. Because of this, the rate of deposition of the photovoltaic layer can be increased compared with that of the prior art. Furthermore, a photovoltaic layer with a more homogenous layer thickness is obtained.Type: GrantFiled: March 28, 2001Date of Patent: October 4, 2005Assignee: Akzo Nobel N.V.Inventors: Erik Middelman, Gert Jan Jongerden
-
Patent number: 6930326Abstract: According to the invention, a plurality of semiconductor devices which are required to have conformance are formed from crystalline semiconductor films having uniform crystallinity on the same line, and a semiconductor circuit in which variation between semiconductor devices is small can be provided, and a semiconductor integrated circuit having high conformance can be provided. The invention is characterized in that, in a part or whole of thin film transistors which configure an analog circuit such as a current mirror circuit, a differential amplifier circuit, or an operational amplifier, in which high conformance is required for semiconductor devices included therein, channel forming regions have crystalline semiconductor films on the same line. High conformance can be expected for an analog circuit which has the crystalline semiconductor films on the same line formed using the invention as the channel forming regions of the thin film transistors.Type: GrantFiled: March 25, 2003Date of Patent: August 16, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kiyoshi Kato, Tomoaki Atsumi, Atsuo Isobe
-
Patent number: 6924213Abstract: After a pattern is transferred on silicon film crystallized by annealing, the silicon film is annealed by radiation of intense rays for a short time. Especially, in the crystallizing process by annealing, an element which promotes crystallization such as nickel is doped therein. The area not crystallized by annealing is also crystallized by radiation of intense rays and a condensed silicon film is formed. After a metal element which promotes crystallization is doped, annealing by light for a short time is performed by radiating intense rays onto the silicon film crystallized by annealing in an atmosphere containing halide. After the surface of the silicon film is oxidized by heating or by radiating intense rays in a halogenated atmosphere and an oxide film is formed on the silicon film, the oxide film is then etched. As a result, nickel in the silicon film is removed.Type: GrantFiled: September 24, 2002Date of Patent: August 2, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hongyong Zhang, Hideto Ohnuma, Yasuhiko Takemura
-
Patent number: 6908797Abstract: The present invention provides a manufacturing method of a semiconductor device, which is able to improve on-current and mobility of a polycrystal TFT without disturbing a high integration level, and also provide a semiconductor device obtained in accordance with the manufacturing method.Type: GrantFiled: July 8, 2003Date of Patent: June 21, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tamae Takano
-
Patent number: 6905907Abstract: An element structure is provided in which film formation irregularities and deterioration of an organic compound layer formed on an electrode are prevented in an active matrix light emitting device. After forming an insulating film so as to cover edge portions of a conductor which becomes a light emitting element electrode, polishing is performed using a CMP (chemical mechanical polishing) method in the present invention, thus forming a structure in which surfaces of a first electrode and a leveled insulating layer are coplanar. The film formation irregularities in the organic compound layer formed on the electrode can thus be prevented, and electric field concentration from the edge portions of the electrode can be prevented.Type: GrantFiled: September 10, 2002Date of Patent: June 14, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Toshimitsu Konuma
-
Patent number: 6906385Abstract: An amorphous-silicon thin film transistor and a shift resister shift resister having the amorphous-silicon TFT include a first conductive region, a second conductive region and a third conductive region. The first conductive region is formed on a first plane spaced apart from a substrate by a first distance. The second conductive region is formed on a second plane spaced apart from the substrate by a second distance. The second conductive region includes a body conductive region and two hand conductive regions elongated from both ends of the body conductive region to form an U-shape. The third conductive region is formed on the second plane. The third conductive region includes an elongated portion. The elongated portion is disposed between the two hand conductive regions of the second conductive region. The amorphous-silicon TFT and the shift resister having the amorphous TFT reduce a parasitic capacitance between the gate electrode and drain electrode.Type: GrantFiled: June 27, 2003Date of Patent: June 14, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Hwan Moon, Back-Won Lee
-
Patent number: 6900115Abstract: Chemical vapor deposition methods are used to deposit silicon-containing films over mixed substrates. Such methods are useful in semiconductor manufacturing to provide a variety of advantages, including uniform deposition over heterogeneous surfaces, high deposition rates, and higher manufacturing productivity. An example is in forming the base region of a heterojunction bipolar transistor, including simultaneous deposition over both single crystal semiconductor surfaces and amorphous insulating regions.Type: GrantFiled: February 11, 2002Date of Patent: May 31, 2005Assignee: ASM America, Inc.Inventor: Michael A. Todd
-
Patent number: 6897118Abstract: A method for forming a highly activated ultra shallow ion implanted semiconductive elements for use in sub-tenth micron MOSFET technology is described. A key feature of the method is the ability to activate the implanted impurity to a highly active state without permitting the dopant to diffuse further to deepen the junction. A selected single crystalline silicon active region is first amorphized by implanting a heavy ion such as silicon or germanium. A semiconductive impurity for example boron is then implanted and activated by pulsed laser annealing whereby the pulse fluence, frequency, and duration are chosen to maintain the amorphized region just below it's melting temperature. It is found that just below the melting temperature there is sufficient local ion mobility to secure the dopant into active positions within the silicon matrix to achieve a high degree of activation with essentially no change in concentration profile.Type: GrantFiled: February 11, 2004Date of Patent: May 24, 2005Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Chyiu-Hyia Poon, Byung Jin Cho, Yong Feng Lu, Alex See, Mousumi Bhat
-
Patent number: 6893945Abstract: An Al0.15Ga0.85N layer 2 is formed on a silicon substrate 1 in a striped or grid pattern. A GaN layer 3 is formed in regions A where the substrate 1 is exposed and in regions B which are defined above the layer 2. At this time, the GaN layer grows epitaxially and three-dimensionally (not only in a vertical direction but also in a lateral direction) on the Al0.15Ga0.85N layer 2. Since the GaN layer grows epitaxially in the lateral direction as well, a GaN compound semiconductor having a greatly reduced number of dislocations is obtained in lateral growth regions (regions A where the substrate 1 is exposed).Type: GrantFiled: July 27, 2004Date of Patent: May 17, 2005Assignee: Toyoda Gosei Co., Ltd.Inventor: Norikatsu Koide
-
Patent number: 6893909Abstract: A method of manufacturing a MOS transistor is provided. A gate insulation layer and a conductive layer are sequentially formed over a substrate. A pre-amorphization implantation is carried out to amorphize the conductive layer. The conductive layer and the gate insulation layer are patterned to form a gate structure. A first spacer is formed on the sidewall of the gate structure. A second pre-amorphization implantation is carried out to amorphize a portion of the substrate. A doped source/drain extension region is formed in the substrate on each side of the first spacer. A second spacer is formed on the sidewall of the first spacer and then a doped source/drain region is formed in the substrate on each side of the second spacer. A solid phase epitaxial process is carried out to convert the doped source/drain extension region and the doped source/drain region into a source/drain terminal. In the pre-amorphization implantations, dopants having an ionic radius greater than the germanium ion are used.Type: GrantFiled: October 7, 2003Date of Patent: May 17, 2005Assignee: United Microelectronics Corp.Inventors: Yu-Ren Wang, Chun-Yi Lee, Yu-Kun Chen, Neng-Hui Yang
-
Patent number: 6875674Abstract: At present, a forming process of a base film through an amorphous silicon film is conducted in respective film forming chambers in order to obtain satisfactory films. When continuous formation of the base film through the amorphous silicon film is performed in a single film forming chamber with the above film formation condition, crystallization is not sufficiently attained in a crystallization process. By forming the amorphous silicon film using silane gas diluted with hydrogen, crystallization is sufficiently attained in the crystallization process even with the continuous formation of the base film through the amorphous silicon film in the single film forming chamber.Type: GrantFiled: July 6, 2001Date of Patent: April 5, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Taketomi Asami, Mitsuhiro Ichijo, Satoshi Toriumi
-
Patent number: 6875675Abstract: An a-Si film formed on an insulating substrate is irradiated with a laser to obtain a p-Si film, which is then exposed to an oxidation atmosphere to form a surface oxide film. The surface oxide film is then removed to reduce the height of a projection generated on the surface of the p-Si film, thereby planarizing the surface of the p-Si film.Type: GrantFiled: June 28, 2002Date of Patent: April 5, 2005Assignee: Sanyo Electric Co., Ltd.Inventor: Yoshihiro Morimoto
-
Patent number: 6872972Abstract: Roughly described, a silicon layer transitions from polysilicon at one surface to amorphous silicon at the opposite surface. The transition can be monotonic, and can be either continuous or it can change abruptly from polysilicon to amorphous silicon. If such a layer is formed as the floating gate of a floating gate transistor structure, the larger grain structure adjacent to the tunnel dielectric layer reduces the formation of a tip (protrusion) and thus reduces leakage. On the other hand, the smaller grain structure adjacent to the gate dielectric layer produces a smooth, more uniform gate dielectric layer. The polysilicon-to-amorphous silicon transistor can be fabricated with a temperature profile that favors polysilicon formation at the start of floating gate deposition, and transitions during deposition to a temperature that favors amorphous silicon deposition at the end of floating gate deposition.Type: GrantFiled: July 16, 2003Date of Patent: March 29, 2005Assignee: Macronix International Co., Ltd.Inventors: Chih Yuan Huang, Jonason Chen
-
Patent number: 6872638Abstract: A method of performing irradiation of laser light is given as a method of crystallizing a semiconductor film. However, if laser light is irradiated to a semiconductor film, the semiconductor film is instantaneously melted and expands locally. The temperature gradient between a substrate and the semiconductor film is precipitous, distortions may develop in the semiconductor film. Thus, the film quality of the crystalline semiconductor film obtained will drop in some cases. With the present invention, distortions of the semiconductor film are reduced by heating the semiconductor film using a heat treatment process after performing crystallization of the semiconductor film using laser light. Compared to the localized heating due to the irradiation of laser light, the heat treatment process is performed over the entire substrate and semiconductor film. Therefore, it is possible to reduce distortions formed in the semiconductor film and to increase the physical properties of the semiconductor film.Type: GrantFiled: February 20, 2002Date of Patent: March 29, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Toru Mitsuki, Tamae Takano
-
Patent number: 6867074Abstract: A method of fabrication a polysilicon layer is provided. A substrate is provided and then a buffer layer having a plurality of trenches thereon is formed over the substrate. Thereafter, an amorphous silicon layer is formed over the buffer layer. Finally, a laser annealing process is conducted so that the amorphous silicon layer melts and crystallizes into a polysilicon layer starting from the upper reach of the trenches. This invention can be applied to fabricate the polysilicon layer of a low temperature polysilicon thin film transistor liquid crystal display such that the crystals inside the polysilicon layer are uniformly distributed and have a larger average size.Type: GrantFiled: January 15, 2003Date of Patent: March 15, 2005Assignee: Au Optronics CorporationInventor: I-Chang Tsao
-
Patent number: 6864161Abstract: A process for forming a conductive gate structure for a sub-0.25 MOSFET technology, has been developed. The process features a conductive gate structure defined from a composite polysilicon or amorphous layer, which in turn is obtained via a dual deposition procedure. The first, or underlying silicon layer of the composite silicon layer, is deposited using a first silane flow rate which results in a silicon layer offering good performance characteristics but comprised with large silicon bumps. The second or overlying silicon layer of the composite silicon layer, is next deposited using a second silane flow rate, with the second silane flow greater than the silane flow used for the underlying silicon layer. The second silicon layer is formed with silicon bumps smaller in size than the silicon bumps of the first silicon layer.Type: GrantFiled: February 20, 2003Date of Patent: March 8, 2005Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Shih-I Yang
-
Patent number: 6861338Abstract: A metal element typified by Ni has an adverse effect on device properties of a TFT, and consequently, a step for removing the elements (hereinafter referred to as a gettering step) has been carried out. However, gettering steps as described above have the disadvantage of high cost due to an increase in the number of steps. Accordingly, a manufacturing method of a crystalline semiconductor film, which does not require a gettering step, has been in demand. A TFT of the present invention is characterized by reducing the concentration of the metal element, typically Ni, in the crystalline semiconductor film to less than 4×1016 atoms/cm3, more specifically, 5×1015 atoms/cm3 to 3×1016 atoms/cm3, preferably, 7×1015 atoms/cm3 to 3×1016 atoms/cm3. And the present invention enables crystallization even by the metal element with a low concentration and an omission of a gettering step.Type: GrantFiled: August 14, 2003Date of Patent: March 1, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shinji Maekawa
-
Patent number: 6861339Abstract: Within a method for forming a silicon layer, there is employed at least one sub-layer formed of a higher crystalline silicon material and at least one sub-layer formed of a lower crystalline silicon material. The lower crystalline silicon material is formed employing a hydrogen treatment of the higher crystalline silicon material. The method is particularly useful for forming polysilicon based gate electrodes with enhanced dimensional control and enhanced performance.Type: GrantFiled: October 21, 2002Date of Patent: March 1, 2005Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Chia-Lin Chen, Liang-Gi Yao, Shih-Chang Chen
-
Patent number: 6858512Abstract: An a-Si film (12) formed on an insulating substrate (10) is irradiated with a laser so that the a-Si film (12) is fused and recrystallized to form a p-Si film (13). Projections (100) generated on the p-Si film (13) at this stage are eliminated by irradiation of ion beams at the incident angle of 60° to 90° using an ion milling method to planarize the surface of the p-Si film (13), thereby creating sufficient insulation between the p-Si film (13) and gate electrodes (15).Type: GrantFiled: March 28, 2001Date of Patent: February 22, 2005Assignee: Sanyo Electric Co., Ltd.Inventors: Yoshihiro Morimoto, Kiyoshi Yoneda