To Compound Semiconductor Patents (Class 438/602)
-
Patent number: 7846768Abstract: An assembly method is disclosed that includes providing a substrate, securing a first semiconductor device on a first surface thereof, and superimposing at least a second semiconductor device at least partially over the first semiconductor device. An outer peripheral portion of the second semiconductor device overhangs both the first semiconductor device and the substrate. Discrete conductive elements are placed between the outer peripheral portion of the second semiconductor device and a second surface of the substrate. Intermediate portions of the discrete conductive elements pass outside of a side surface of the substrate. Assemblies and packaged semiconductor devices that are formed in accordance with the method are also disclosed.Type: GrantFiled: July 22, 2008Date of Patent: December 7, 2010Assignee: Micron Technology, Inc.Inventors: Dalson Ye Seng Kim, Chong Chin Hui, Lee Wang Lai, Roslan Bin Said
-
Patent number: 7846828Abstract: Ion implantation is carried out to form a p-well region and a source region in parts of a high resistance SiC layer on a SiC substrate, and a carbon film is deposited over the substrate. With the carbon film deposited over the substrate, annealing for activating the implanted dopant ions is performed, and then the carbon film is removed. Thus, a smooth surface having hardly any surface roughness caused by the annealing is obtained. Furthermore, if a channel layer is epitaxially grown, the surface roughness of the channel layer is smaller than that of the underlying layer. Since the channel layer having a smooth surface is provided, it is possible to obtain a MISFET with a high current drive capability.Type: GrantFiled: December 18, 2008Date of Patent: December 7, 2010Assignee: Panasonic CorporationInventors: Osamu Kusumoto, Makoto Kitabatake, Masao Uchida, Kunimasa Takahashi, Kenya Yamashita, Masahiro Hagio, Kazuyuki Sawada
-
Patent number: 7838410Abstract: A method of electrically connecting an element to wiring includes the steps of forming a conductive fixing member precursor layer at least on wiring provided on a base; and arranging an element having a connecting portion on the wiring such that the connecting portion contacts the conductive fixing member precursor layer, and then heating the conductive fixing member precursor layer to form a conductive fixing member latter, thereby fixing the connecting portion of the element to the wiring, with the conductive fixing member layer therebetween, wherein the conductive fixing member precursor layer is composed of a solution-tape conductive material.Type: GrantFiled: June 27, 2008Date of Patent: November 23, 2010Assignee: Sony CorporationInventors: Naoki Hirao, Yasunobu Iwakoshi, Katsuhiro Tomoda, Huy Sam
-
Patent number: 7829374Abstract: A semiconductor device according to the present invention includes a silicon carbide semiconductor substrate having a silicon carbide semiconductor layer; a p-type impurity region provided in the silicon carbide semiconductor layer and including a p-type impurity; a p-type ohmic electrode electrically connected to the p-type impurity region; an n-type impurity region provided in the silicon carbide semiconductor layer adjacent to the p-type impurity region, and including an n-type impurity; and an n-type ohmic electrode electrically connected to the n-type impurity region. The p-type ohmic electrode contains an alloy of nickel, aluminum, silicon and carbon, and the n-type ohmic electrode contains an alloy of titanium, silicon and carbon.Type: GrantFiled: July 18, 2008Date of Patent: November 9, 2010Assignee: Panasonic CorporationInventors: Masashi Hayashi, Kazuya Utsunomiya, Osamu Kusumoto
-
Patent number: 7820458Abstract: Test structures and methods for semiconductor devices, lithography systems, and lithography processes are disclosed. In one embodiment, a method of manufacturing a semiconductor device includes using a lithography system to expose a layer of photosensitive material of a workpiece to energy through a lithography mask, the lithography mask including a plurality of first test patterns having a first phase shift and at least one plurality of second test patterns having at least one second phase shift. The layer of photosensitive material of the workpiece is developed, and features formed on the layer of photosensitive material from the plurality of first test patterns and the at least one plurality of second test patterns are measured to determine a optimal focus level or optimal dose of the lithography system for exposing the layer of photosensitive material of the workpiece.Type: GrantFiled: February 13, 2008Date of Patent: October 26, 2010Assignee: Infineon Technologies AGInventor: Sajan Marokkey
-
Patent number: 7816241Abstract: Provided is a method for preparing a compound semiconductor substrate. The method includes coating a plurality of spherical balls on a substrate, growing a compound semiconductor epitaxial layer on the substrate coated with the spherical balls while allowing voids to be formed under the spherical balls, and cooling the substrate on which the compound semiconductor epitaxial layer is grown so that the substrate and the compound semiconductor epitaxial layer are self-separated along the voids. The spherical ball treatment can reduce dislocation generations. In addition, because the substrate and the compound semiconductor epitaxial layer are separated through the self-separation, there is no need for laser lift-off process.Type: GrantFiled: July 23, 2008Date of Patent: October 19, 2010Assignee: Siltron, Inc.Inventors: Ho-Jun Lee, Yong-Jin Kim, Dong-Kun Lee, Doo-Soo Kim, Ji-Hoon Kim
-
Patent number: 7811874Abstract: The object is to provide a method for the fabrication of a semiconductor device having undergone an anneal treatment for the purpose of forming such ohmic contact as enables decrease of ohmic contact resistance and being provided on the (000-1) plane of silicon carbide with an insulating film and provide the semiconductor device. The method for the fabrication of a silicon carbide semiconductor device includes the steps of performing thermal oxidation on the (000-1) plane of a silicon carbide semiconductor in a gas containing at least oxygen and moisture, thereby forming an insulating film in such a manner as to contact the (000-1) plane of the silicon carbide semiconductor, removing part of the insulating film, thereby forming an opening part therein, depositing contact metal on at least part of the opening part, and performing a heat treatment, thereby forming a reaction layer of the contact metal and silicon carbide, wherein the heat treatment is implemented in a mixed gas of an inert gas and hydrogen.Type: GrantFiled: January 16, 2007Date of Patent: October 12, 2010Assignee: National Institute of Advanced Industrial Science and TechnologyInventors: Shinsuke Harada, Makoto Katou, Kenji Fukuda, Tsutomu Yatsuo
-
Publication number: 20100244049Abstract: A silicon carbide semiconductor device with a Schottky barrier diode includes a first conductivity type silicon carbide substrate, a first conductivity type silicon carbide drift layer on a first surface of the substrate, a Schottky electrode forming a Schottky contact with the drift layer, and an ohmic electrode on a second surface of the substrate. The Schottky electrode includes an oxide layer in direct contact with the drift layer. The oxide layer is made of an oxide of molybdenum, titanium, nickel, or an alloy of at least two of these elements.Type: ApplicationFiled: March 23, 2010Publication date: September 30, 2010Applicants: DENSO CORPORATION, TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Takeo Yamamoto, Takeshi Endo, Eiichi Okuno, Hirokazu Fujiwara, Masaki Konishi, Takashi Katsuno, Yukihiko Watanabe
-
Patent number: 7800105Abstract: To provide a Ga2O3 compound semiconductor device in which a Ga2O3 system compound is used as a semiconductor, which has an electrode having ohmic characteristics adapted to the Ga2O3 system compound, and which can make a heat treatment for obtaining the ohmic characteristics unnecessary. An n-side electrode 20 including at least a Ti layer is formed on a lower surface of an n-type ?-Ga2O3 substrate 2 by utilizing a PLD method. This n-side electrode 20 has ohmic characteristics at 25° C. The n-side electrode 20 may have two layer including a Ti layer and an Au layer, three layers including a Ti layer, an Al layer and an Au layer, or four layers including a Ti layer, an Al layer, a Ni layer and an Au layer.Type: GrantFiled: January 14, 2005Date of Patent: September 21, 2010Assignee: Waseda UniversityInventors: Noboru Ichinose, Kiyoshi Shimamura, Kazuo Aoki, Encarnacion Antonia Garcia Villora
-
Patent number: 7795125Abstract: The present invention relates to a system and process for producing a nanowire-material composite. A substrate having nanowires attached to a portion of at least one surface is provided. A material is deposited over the portion to form the nanowire-material composite. The process further optionally includes separating the nanowire-material composite from the substrate to form a freestanding nanowire-material composite. The freestanding nanowire material composite is optionally further processed into a electronic substrate. A variety of electronic substrates can be produced using the methods described herein. For example, a multi-color light-emitting diode can be produced from multiple, stacked layers of nanowire-material composites, each composite layer emitting light at a different wavelength.Type: GrantFiled: November 20, 2008Date of Patent: September 14, 2010Assignee: Nanosys, Inc.Inventors: Mihai A. Buretea, Jian Chen, Calvin Y. H. Chow, Chunming Niu, Yaoling Pan, J. Wallace Parce, Linda T. Romano, David P. Stumbo
-
Patent number: 7785995Abstract: Pile ups of threading dislocations in thick graded buffer layer are reduced by enhancing dislocation gliding. During formation of a graded SiGe buffer layer, deposition of SiGe from a silicon precursor and a germanium precursor is interrupted one or more times with periods in which the flow of the silicon precursor to the substrate is stopped while the flow of the germanium precursor to the substrate is maintained.Type: GrantFiled: May 9, 2006Date of Patent: August 31, 2010Assignees: ASM America, Inc., S.O.I. Tec Silicon on Insulator Technologies, S.A.Inventors: Nyles W. Cody, Chantal Arena, Pierre Tomasini, Carlos Mazure
-
Patent number: 7759213Abstract: Trenches are formed in a silicon substrate by etching exposed portions of the silicon substrate. After covering areas on which deposition of Si:C containing material is to be prevented, selective epitaxy is performed in a single wafer chamber at a temperature from about 550° C. to about 600° C. employing a limited carrier gas flow, i.e., at a flow rate less than 12 standard liters per minute to deposit Si:C containing regions at a pattern-independent uniform deposition rate. The inventive selective epitaxy process for Si:C deposition provides a relatively high net deposition rate a high quality Si:C crystal in which the carbon atoms are incorporated into substitutional sites as verified by X-ray diffraction.Type: GrantFiled: August 11, 2008Date of Patent: July 20, 2010Assignee: International Business Machines CorporationInventors: Abhishek Dube, Ashima B. Chakravarti, Dominic J. Schepis
-
Patent number: 7749884Abstract: A method of forming an electronic device can include forming a metallic layer by an electrochemical process over a side of a substrate that includes a semiconductor material. The method can also include introducing a separation-enhancing species into the substrate at a distance from the side, and separating a semiconductor layer and the metallic layer from the substrate, wherein the semiconductor layer is a portion of the substrate. In a particular embodiment, the separation-enhancing species can be incorporated into a metallic layer and moved into the substrate, and in particular embodiment, the separation-enhancing species can be implanted into the substrate. In still another embodiment, both the techniques can be used. In a further embodiment, a dual-sided process can be performed.Type: GrantFiled: May 5, 2009Date of Patent: July 6, 2010Assignee: AstroWatt, Inc.Inventors: Leo Mathew, Dharmesh Jawarani
-
Publication number: 20100163936Abstract: A method for fabrication of a field effect transistor gate, with or without field plates, includes the steps of defining a relatively thin Schottky metal layer by a lithography/metal liftoff or metal deposition/etch process on a semiconductor surface. This is followed by depositing a dielectric passivation layer over the entire wafer and defining a second lithographic pattern coincident with or slightly inset from the boundaries of the previously defined metal gate layer. This is followed by etching the dielectric using dry or wet etching techniques and stripping the resist, followed by exposing and developing a third resist pattern to define the thicker gate metal layers required for electrical conductivity and also for the field plate if one is utilized. The final step is depositing gate and/or field plate metal, resulting in a gate electrode and an integral field plate.Type: ApplicationFiled: August 31, 2007Publication date: July 1, 2010Inventors: Anthony A. Immorlica, Pane-Chane Chao, Kanin Chu
-
Publication number: 20100163929Abstract: A compound semiconductor device includes a carrier transit layer formed over a substrate; a carrier supply layer formed over the carrier transit layer; a first metal film and a second metal film formed over the carrier supply layer; a first Al comprising film formed over the first metal film; a second Al comprising film formed over the second metal film; a first Au comprising film formed over the first metal film and is free of direct contact with the first Al comprising film; a second Au comprising film formed over the second metal film and free of direct contact with the second Al comprising film; and a gate electrode that is located over the carrier supply layer between the first metal film and the second metal film.Type: ApplicationFiled: December 16, 2009Publication date: July 1, 2010Applicant: FUJITSU LIMITEDInventor: Toshihiro Ohki
-
Patent number: 7737428Abstract: The invention relates to a memory component having memory cells based on an active solid electrolyte material which can be changed in terms of its resistance value. The active solid electrolyte material is embedded between a bottom and top electrode, can be switched between an on state with a low resistance and an off state with a high resistance by comparison therewith by application of a suitable electric field between said electrodes. A resistance material is embedded in parallel with the solid electrolyte material between the electrodes.Type: GrantFiled: August 29, 2005Date of Patent: June 15, 2010Assignee: Qimonda AGInventors: Ralf Symanczyk, Thomas Roehr
-
Publication number: 20100102331Abstract: An ohmic electrode for SiC semiconductor that contains Si and Ni or an ohmic electrode for SiC semiconductor that further contains Au or Pt in addition to Si and Ni is provided. In addition, a method of manufacturing the ohmic electrode for SiC semiconductor, a semiconductor device including the ohmic electrode for SiC semiconductor, and a method of manufacturing the semiconductor device are provided.Type: ApplicationFiled: August 13, 2007Publication date: April 29, 2010Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Kazuhiro Fujikawa, Hideto Tamaso
-
Publication number: 20100102332Abstract: A method of forming an Ohmic contact on a P-type 4H—SiC and an Ohmic contact formed by the same are provided. A method of forming an Ohmic contact on a P-type 4H—SiC substrate including a deposition step of successively depositing a 1 to 60 nm thick first Al layer, Ti layer, and second Al layer on a P-type 4H—SiC substrate and an alloying step of forming an alloy layer between the SiC substrate and the Ti layer through the first Al layer by heat treatment in a nonoxidizing atmosphere. An Ohmic contact on a P-type 4H—SiC substrate formed by this method is also provided.Type: ApplicationFiled: March 13, 2008Publication date: April 29, 2010Applicants: OSAKA UNIVERSITY, TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Yasuo Takahashi, Masakatsu Maeda, Akinori Seki, Akira Kawahashi, Masahiro Sugimoto
-
Patent number: 7691735Abstract: The invention relates to a method for manufacturing chips composed of at least one electrically conductive material. Such a method comprises the following steps: deposition, on a support, of an alloy comprising at least the electrically conductive material and a second material; exposure of the alloy to plasma etching, in order to cause the desorption of the materials of the alloy not forming part of the composition of the chips, that is at least the second material but not the electrically conductive material; formation of chips composed of at least said electrically conductive material.Type: GrantFiled: October 20, 2008Date of Patent: April 6, 2010Assignee: Commissariat a l'Energie AtomiqueInventors: Laurent Grenouillet, Jonathan Garcia, François Marion, Nicolas Olivier, Marion Perrin
-
Publication number: 20100059791Abstract: A semiconductor device, which reduces the earth inductance, and a fabrication method for the same is provided.Type: ApplicationFiled: December 3, 2007Publication date: March 11, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Kazutaka Takagi
-
Patent number: 7674699Abstract: A III group nitride semiconductor substrate according to the present invention is fabricated by forming a metal film or metal nitride film 2? with mesh structure in which micro voids are provided on a starting substrate 1, and growing a III group nitride semiconductor crystal layer 3 via the metal film or metal nitride film 2?.Type: GrantFiled: May 10, 2006Date of Patent: March 9, 2010Assignee: Hitachi Cable, Ltd.Inventor: Masatomo Shibata
-
Patent number: 7674643Abstract: A gallium nitride semiconductor LED includes a substrate for growing a GaN semiconductor material, an n-type GaN clad layer formed on the substrate and doped with Al, an active layer having a quantum well structure formed on the n-type GaN clad layer, and a p-type GaN clad layer formed on the active layer.Type: GrantFiled: May 31, 2006Date of Patent: March 9, 2010Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Jae Hoon Lee, Jung Hee Lee, Je Won Kim
-
Patent number: 7659190Abstract: A Group III-V compound semiconductor includes, at least, a substrate, a buffer layer of the general formula InuGavAlwN (wherein, 0?u?1, 0?v?1, 0?w?1, u+v+w=1) and a Group III-V compound semiconductor crystal layer of the general formula InxGayAlzN (wherein, 0?x?1, 0?y?1, 0?z?1, x+y+z=1), in this order, wherein the buffer layer has a thickness of at least about 5 ? and not more than about 90 ?. A method is provided for producing the Group III-V compound semiconductor, including forming a buffer layer of the general formula InuGavAlwN on a substrate to give a thickness of at least about 5 ? and not more than about 90 ? at temperatures lower than the growing temperature of the compound semiconductor crystal layer before growing the compound semiconductor crystal layer, and then growing a Group III-V compound semiconductor crystal layer of the general formula InxGayAlzN on the buffer layer.Type: GrantFiled: May 27, 2005Date of Patent: February 9, 2010Assignee: Sumitomo Chemical Company, LimitedInventors: Masaya Shimizu, Shinichi Morishima, Makoto Sasaki
-
Patent number: 7655551Abstract: A method to control the poly-Si depletion effect in CMOS structures utilizing a gas phase doping process which is capable of providing a high concentration of dopant atoms at the gate dielectric/poly-Si interface is provided. The present invention also provides CMOS structure including, for example, nFETs and/or pFETs, that are fabricated utilizing the gas phase doping technique described herein.Type: GrantFiled: May 27, 2008Date of Patent: February 2, 2010Assignee: International Business Machines CorporationInventors: Yaocheng Liu, Alexander Reznicek, Devendra K. Sadana
-
Publication number: 20090286393Abstract: A method of forming an electronic device can include forming a patterned layer adjacent to a side of a substrate including a semiconductor material. The method can also include separating a semiconductor layer and the patterned layer from the substrate, wherein the semiconductor layer is a portion of the substrate.Type: ApplicationFiled: May 15, 2009Publication date: November 19, 2009Inventors: Leo Mathew, Dharmesh Jawarani
-
Patent number: 7618841Abstract: A method of depositing a film of a metal chalcogenide including the steps of: contacting an isolated hydrazinium-based precursor of a metal chalcogenide and a solvent having therein a solubilizing additive to form a solution of a complex thereof; applying the solution of the complex onto a substrate to produce a coating of the solution on the substrate; removing the solvent from the coating to produce a film of the complex on the substrate; and thereafter annealing the film of the complex to produce a metal chalcogenide film on the substrate. Also provided is a process for preparing an isolated hydrazinium-based precursor of a metal chalcogenide as well as a thin-film field-effect transistor device using the metal chalcogenides as the channel layer.Type: GrantFiled: August 21, 2006Date of Patent: November 17, 2009Assignee: International Business Machines CorporationInventors: David B Mitzi, Matthew W Copel
-
Publication number: 20090280635Abstract: A method of forming an electronic device can include forming a metallic layer by an electrochemical process over a side of a substrate that includes a semiconductor material. The method can also include introducing a separation-enhancing species into the substrate at a distance from the side, and separating a semiconductor layer and the metallic layer from the substrate, wherein the semiconductor layer is a portion of the substrate. In a particular embodiment, the separation-enhancing species can be incorporated into a metallic layer and moved into the substrate, and in particular embodiment, the separation-enhancing species can be implanted into the substrate. In still another embodiment, both the techniques can be used. In a further embodiment, a dual-sided process can be performed.Type: ApplicationFiled: May 5, 2009Publication date: November 12, 2009Inventors: Leo Mathew, Dharmesh Jawarani
-
Patent number: 7608532Abstract: A method of growing nitride semiconductor material and particularly a method of growing Indium nitride is disclosed can increase surface flatness of a nitride semiconductor material and decrease density of V-defects therein. Further, the method can increase light emission efficiency of a quantum well or quantum dots of the produced LED as well as greatly increase yield. The method is also applicable to the fabrications of electronic devices made of nitride semiconductor material and diodes of high breakdown voltage for rectification. The method can greatly increase surface flatness of semiconductor material for HBT, thereby increasing quality of the produced semiconductor devices.Type: GrantFiled: January 15, 2008Date of Patent: October 27, 2009Assignee: National Central UniversityInventors: Hung-Cheng Lin, Jen-Inn Chyi
-
Publication number: 20090258463Abstract: Methods of fabricating semiconductor integrated circuit devices are provided. A substrate is provided with gate patterns formed on first and second regions. Spaces between gate patterns on the first region are narrower than spaces between gate patterns on the second region. Source/drain trenches are formed in the substrate on opposite sides of the gate patterns on the first and second regions. A first silicon-germanium (SiGe) epitaxial layer is formed that partially fills the source/drain trenches using a first silicon source gas. A second SiGe epitaxial layer is formed directly on the first SiGe epitaxial layer to further fill the source/drain trenches using a second silicon source gas that is different from the first silicon source gas.Type: ApplicationFiled: April 7, 2009Publication date: October 15, 2009Inventors: Myung-Sun Kim, Hwa-Sung Rhee, Ho Lee, Ji-Hye Yi
-
Publication number: 20090236611Abstract: A silicon carbide semiconductor device provided as a semiconductor chip includes a substrate, a drift layer on the substrate, an insulation film on the drift layer, a semiconductor element formed in a cell region of the drift layer, a surface electrode formed on the drift layer and electrically coupled to the semiconductor element through an opening of the insulation film, and a passivation film formed above the drift layer around the periphery of the cell region to cover an outer edge of the surface electrode. The passivation film has an opening through which the surface electrode is exposed outside. A surface of the passivation film is made uneven to increase a length from an inner edge of the opening of the passivation film to a chip edge measured along the surface of the passivation film.Type: ApplicationFiled: March 18, 2009Publication date: September 24, 2009Applicants: DENSO CORPORATION, TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Takeo YAMAMOTO, Takeshi ENDO, Eiichi OKUNO, Masaki KONISHI
-
Publication number: 20090233435Abstract: A method is set forth of forming an ohmic electrode having good characteristics on a SiC semiconductor layer. In the method, a Ti-layer and an Al-layer are formed on a surface of the SiC substrate. The SiC substrate having the Ti-layer and the Al-layer is maintained at a temperature that is higher than or equal to a first temperature and lower than a second temperature until all Ti in the Ti-layer has reacted with Al. The first temperature is the minimum temperature of a temperature zone at which the Ti reacts with the Al to form Al3Ti, and the second temperature is the minimum temperature of a temperature zone at which the Al3Ti reacts with SiC to form Ti3SiC2. As a result of this maintaining of temperature step, an Al3Ti-layer is formed on the surface of the SiC substrate. The method also comprises further heating the SiC substrate having the Al3Ti-layer to a temperature that is higher than the second temperature.Type: ApplicationFiled: September 21, 2007Publication date: September 17, 2009Inventors: Akira Kawahashi, Masahiro Sugimoto, Akinori Seki, Masakatsu Maeda, Yasuo Takahashi
-
Patent number: 7585690Abstract: A process for producing a group III nitride compound semiconductor light emitting device, the group III nitride compound semiconductor light emitting device and a lamp, having excellent producability and excellent light emitting characteristics are provided. Such a process for producing a group III nitride semiconductor light emitting device is a process for producing a group III nitride semiconductor light emitting device having a semiconductor layer 20 constituted by laminating an n-type semiconductor layer, a light-emitting layer 15 and a p-type semiconductor layer 16.Type: GrantFiled: November 21, 2007Date of Patent: September 8, 2009Assignee: Showa Denko K.K.Inventors: Hisayuki Miki, Kenzo Hanawa, Yasumasa Sasaki
-
Patent number: 7569470Abstract: A method of preparing an array of conducting or semi-conducting nanowires may include forming a vicinal surface of stepped atomic terraces on a substrate, and depositing a fractional layer of dopant material to form nanostripes having a width less than the width of the atomic terraces. Diffusion of the atoms of the dopant nanostripes into the substrate may form the nanowires.Type: GrantFiled: May 26, 2006Date of Patent: August 4, 2009Assignee: The Provost Fellows And Scholars Of The College Of The Holy And Undivided Trinity Of Queen Elizabeth Near DublinInventors: Sergio Fernandez-Ceballos, Giuseppe Manai, Igor Vasilievich Shvets
-
Patent number: 7569432Abstract: A method of manufacturing an LED of high reflectivity includes forming a substrate; depositing an n-type GaN layer on the substrate; depositing an active layer on a first portion of the n-type GaN layer; attaching an n-type metal electrode to a second portion of the n-type GaN layer; depositing a p-type GaN layer on the active layer; forming a metal reflector on the p-type GaN layer; attaching a p-type metal electrode to the metal reflector; and attaching the p-type metal electrode and the n-type metal electrode to an epitaxial layer respectively. The metal reflector includes a transparent layer, an Ag layer, and an Au layer. The transparent layer and the Ag layer are formed by annealing in a furnace, and the Au layer is subsequently coated on the Ag layer.Type: GrantFiled: January 14, 2008Date of Patent: August 4, 2009Assignee: Chang Gung UniversityInventors: Liann-Be Chang, Shiue-Ching Chiuan, Kuo-Ling Chiang
-
Patent number: 7566579Abstract: A method of growing semiconductor materials in the Indium, Aluminium, Gallium Nitride (InAlGaN) material system and to devices made therefrom, in particular optical devices in the ultraviolet to green region of the visible spectrum. Certain optical devices, for example Vertical Cavity Surface Emitting Lasers (VCSELs) require great precision in the thickness of certain semiconductor layers. One aspect of the present invention provides a gallium-rich group III nitride layer (200, 201) and an adjacent layer of AlxInyGa1-x-yN layer (202). The AlxInyGa1-x-yN layer (202) acts as a fabrication facilitation layer and is selected to provide a good lattice match and high refractive index contrast with the gallium-rich group III nitride layer (200, 201). The high refractive index contrast permits in-situ optical monitoring. The extra layer (202) can be used as an etch marker or etch stop layer in subsequent processing and may be used in a lift-off process.Type: GrantFiled: November 4, 2005Date of Patent: July 28, 2009Assignee: University of StrathclydeInventors: Ian Michael Watson, Martin Dawson, Erdan Gu, Robert William Martin, Paul Roger Edwards
-
Patent number: 7557027Abstract: A method of depositing a structural SiGe layer is presented. The structural SiGe layer may be located on top of a sacrificial layer above a substrate. The substrate may contain a semiconductor device such as a CMOS electronic circuit. The presented method uses a silicon source and a germanium source in a reaction zone to grow the structural SiGe layer. Hydrogen is introduced into the reaction zone and it may be used to dilute the silicon source and the germanium source. The resultant reaction occurs at temperatures below 450 degrees C., thereby preventing degradation of electronic device and/or other devices/materials located in the substrate.Type: GrantFiled: January 24, 2006Date of Patent: July 7, 2009Assignee: Interuniversitair Microelektronica CentrumInventors: Ann Witvrouw, Maria Gromova, Marc Schaekers, Serge Vanhaelemeersch, Brenda Eyckens
-
Patent number: 7547578Abstract: Methods of forming a silicon carbide semiconductor device are disclosed. The methods include forming a semiconductor device at a first surface of a silicon carbide substrate having a first thickness, and mounting a carrier substrate to the first surface of the silicon carbide substrate. The carrier substrate provides mechanical support to the silicon carbide substrate. The methods further include thinning the silicon carbide substrate to a thickness less the first thickness, forming a metal layer on the thinned silicon carbide substrate opposite the first surface of the silicon carbide substrate, and locally annealing the metal layer to form an ohmic contact on the thinned silicon carbide substrate opposite the first surface of the silicon carbide substrate. The silicon carbide substrate is singulated to provide a singulated semiconductor device.Type: GrantFiled: September 14, 2006Date of Patent: June 16, 2009Assignee: Cree, Inc.Inventors: Anant Agarwal, Sei-Hyung Ryu, Matthew Donofrio
-
Publication number: 20090130837Abstract: The present invention provides a SiC material, formed according to certain process regimes, useful as a barrier layer, etch stop, and/or an ARC, in multiple levels, including the pre-metal dielectric (PMD) level, in IC applications and provides a dielectric layer deposited in situ with the SiC material for the barrier layers, and etch stops, and ARCs. The invention may also utilize a plasma containing a reducing agent, such as ammonia, to reduce any oxides that may occur, particularly on metal surfaces such as copper filled features. This particular SiC material is useful in complex structures, such as a damascene structure and is conducive to in situ deposition, especially when used in multiple capacities for the different layers, such as the barrier layer, the etch stop, and the ARC and can include in situ deposition of the associated dielectric layer(s).Type: ApplicationFiled: December 29, 2008Publication date: May 21, 2009Inventor: Judy H. Huang
-
Publication number: 20090075468Abstract: The present invention relates to a system and process for producing a nanowire-material composite. A substrate having nanowires attached to a portion of at least one surface is provided. A material is deposited over the portion to form the nanowire-material composite. The process further optionally includes separating the nanowire-material composite from the substrate to form a freestanding nanowire-material composite. The freestanding nanowire material composite is optionally further processed into a electronic substrate. A variety of electronic substrates can be produced using the methods described herein. For example, a multi-color light-emitting diode can be produced from multiple, stacked layers of nanowire-material composites, each composite layer emitting light at a different wavelength.Type: ApplicationFiled: November 20, 2008Publication date: March 19, 2009Applicant: NANOSYS, INC.Inventors: Mihai Buretea, Jian Chen, Calvin Chow, Chunming Niu, Yaoling Pan, J. Wallace Parce, Linda T. Romano, David Stumbo
-
Publication number: 20090072244Abstract: The object is to provide a method for the fabrication of a semiconductor device having undergone an anneal treatment for the purpose of forming such ohmic contact as enables decrease of ohmic contact resistance and being provided on the (000-1) plane of silicon carbide with an insulating film and provide the semiconductor device. The method for the fabrication of a silicon carbide semiconductor device includes the steps of performing thermal oxidation on the (000-1) plane of a silicon carbide semiconductor in a gas containing at least oxygen and moisture, thereby forming an insulating film in such a manner as to contact the (000-1) plane of the silicon carbide semiconductor, removing part of the insulating film, thereby forming an opening part therein, depositing contact metal on at least part of the opening part, and performing a heat treatment, thereby forming a reaction layer of the contact metal and silicon carbide, wherein the heat treatment is implemented in a mixed gas of an inert gas and hydrogen.Type: ApplicationFiled: January 16, 2007Publication date: March 19, 2009Applicant: National Institute of Advanced Ind. Sci. & TechInventors: Shinsuke Harada, Makoto Katou, Kenji Fukuda, Tsutomu Yatsuo
-
Publication number: 20090045414Abstract: A silicon carbide semiconductor element and a manufacturing method thereof are disclosed in which a low contact resistance is attained between an electrode film and a wiring conductor element, and the wiring conductor element is hardly detached from the electrode film. In the method, a nickel film and a nickel oxide film are laminated in this order on a surface of an n-type silicon carbide substrate or an n-type silicon carbide region of a silicon carbide substrate, followed by a heat treatment under a non-oxidizing condition. The heat treatment transforms a portion of the nickel film into a nickel silicide film. Then, the nickel oxide film is removed with hydrochloric acid solution, and subsequently, a nickel aluminum film and an aluminum film are laminated in this order on a surface of the nickel silicide film.Type: ApplicationFiled: August 18, 2008Publication date: February 19, 2009Applicant: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.Inventors: Yasuyuki KAWADA, Takeshi TAWARA, Shun-ichi NAKAMURA, Masahide GOTOH
-
Patent number: 7473570Abstract: The present invention relates to a structure and a manufacturing method of epitaxial layers of gallium nitride-based compound semiconductors with less dislocation densities. Surface treatment is carried out first on the surface of a substrate using reaction precursors Cp2Mg and NH3. Then a gallium nitride-based buffer layer is formed on the substrate to form a semiconductor epitaxial structure with an interface layer or an interface zone between the substrate and the buffer layer. The structure can reduce effectively the dislocation density formed in the gallium nitride-based epitaxial layer on top of the gallium nitride-based buffer layer. Thereby, high-quality epitaxial layers tend to be attained and the uniformity of the dislocation density can be enhanced.Type: GrantFiled: May 26, 2006Date of Patent: January 6, 2009Assignee: Supernova Optoelectronics CorporationInventor: Mu-Jen Lai
-
Patent number: 7468315Abstract: The present invention relates to a system and process for producing a nanowire-material composite. A substrate having nanowires attached to a portion of at least one surface is provided. A material is deposited over the portion to form the nanowire-material composite. The process further optionally includes separating the nanowire-material composite from the substrate to form a freestanding nanowire-material composite. The freestanding nanowire material composite is optionally further processed into an electronic substrate. A variety of electronic substrates can be produced using the methods described herein. For example, a multi-color light-emitting diode can be produced from multiple, stacked layers of nanowire-material composites, each composite layer emitting light at a different wavelength.Type: GrantFiled: September 14, 2005Date of Patent: December 23, 2008Assignee: Nanosys, Inc.Inventors: Mihai A. Buretea, Jian Chen, Calvin Y. H. Chow, Chunming Niu, Yaoling Pan, J. Wallace Parce, Linda T. Romano, David P. Stumbo
-
Publication number: 20080311736Abstract: A method of forming an ohmic layer for a semiconductor device includes forming a metal layer on a Silicon Carbide (SiC) layer and forming an ablation capping layer on the metal layer. Laser light is impinged through the ablation capping layer to form a metal-SiC material.Type: ApplicationFiled: June 14, 2007Publication date: December 18, 2008Inventors: Eric Mayer, Marc Alberti
-
Publication number: 20080296627Abstract: In the nitride semiconductor device using the silicon substrate, the metal electrode formed on the silicon substrate has both ohmic contact property and adhesion, so that the nitride semiconductor device having excellent electric properties and reliability is obtained. The nitride semiconductor device includes a silicon substrate (2), a nitride semiconductor layer (10) formed on the silicon substrate (2), and metal electrodes (8, 8?) formed in contact with the silicon substrate (2). The metal electrodes (8, 8?) has first metal layers (4, 4?) which are formed in a shape of discrete islands and in contact with the silicon substrate (2), and second metal layers (6, 6?) which are in contact with the silicon substrate (2) exposed among the islands of the first metal layers (4, 4?) and are formed to cover the first metal layers (4, 4?).Type: ApplicationFiled: May 29, 2008Publication date: December 4, 2008Inventors: Kentaro Watanabe, Shunsuke Minato, Giichi Marutsuki
-
Patent number: 7446002Abstract: A method for making a semiconductor device may include forming a superlattice comprising a plurality of stacked groups of layers adjacent a substrate. Each group of layers of the superlattice may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. The method may further include forming a high-K dielectric layer on the electrode layer, and forming an electrode layer on the high-K dielectric layer and opposite the superlattice.Type: GrantFiled: May 25, 2005Date of Patent: November 4, 2008Assignee: MEARS Technologies, Inc.Inventors: Robert J. Mears, Marek Hytha, Scott A. Kreps, Robert John Stephenson, Jean Augustin Chan Sow Fook Yiptong, Ilija Dukovski, Kalipatnam Vivek Rao, Samed Halilov, Xiangyang Huang
-
Publication number: 20080247226Abstract: Memory devices having memory cells comprising variable resistance material include an electrode comprising a single nanowire. Various methods may be used to form such memory devices, and such methods may comprise establishing contact between one end of a single nanowire and a volume of variable resistance material in a memory cell. Electronic systems include such memory devices.Type: ApplicationFiled: April 5, 2007Publication date: October 9, 2008Inventors: Jun Liu, Michael P. Violette
-
Publication number: 20080227283Abstract: A method for forming gennano-silicide contacts atop a Ge-containing layer that is more resistant to etching than are conventional silicide contacts that are formed from a pure metal is provided. The method of the present invention includes first providing a structure which comprises a plurality of gate regions located atop a Ge-containing substrate having source/drain regions therein. After this step of the present invention, a Si-containing metal layer is formed atop the said Ge-containing substrate. In areas that are exposed, the Ge-containing substrate is in contact with the Si-containing metal layer. Annealing is then performed to form a germano-silicide compound in the regions in which the Si-containing metal layer and the Ge-containing substrate are in contact; and thereafter, any unreacted Si-containing metal layer is removed from the structure using a selective etch process. In some embodiments, an additional annealing step can follow the removal step.Type: ApplicationFiled: April 23, 2008Publication date: September 18, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Cyril Cabral, Roy A. Carruthers, Christophe Detavernier, Simon Gaudet, Christian Lavoie, Huiling Shang
-
Patent number: 7417257Abstract: A III-nitride power device for controlling high currents as an interdigitated electrode pattern for increasing device rating while decreasing device dimensions. Fingers of the interdigitated electrode pattern have tips with smaller dimensions than the remainder of the fingers. The tapered finger design balances current flow in the electrode fingers to reduce device resistance while permitting a more compact construction.Type: GrantFiled: December 13, 2006Date of Patent: August 26, 2008Assignee: International Rectifier CorporationInventors: Robert Beach, Paul Bridger
-
Patent number: 7407859Abstract: A compound semiconductor device has: a substrate; a GaN channel layer; an n-type AlqGal-qN (0<q (1) electron supply layer; an n-type GaN cap layer; a gate electrode disposed on the cap layer and forming a Schottky contact; recesses formed on both sides of the gate electrode on source and drain sides by at least partially removing the cap layer, the recesses having a bottom surface of a roughness larger than a roughness of a surface of the cap layer under the gate electrode; a source electrode disposed on the bottom surface of the recess on the source side; and a drain electrode disposed on the bottom surface of the recess on the drain side.Type: GrantFiled: October 3, 2006Date of Patent: August 5, 2008Assignee: Fujitsu LimitedInventors: Tokuharu Kimura, Toshihide Kikkawa