Bump Electrode Patents (Class 438/613)
-
Publication number: 20140145328Abstract: The various embodiments of the present invention provide fine pitch, chip-to-substrate hybrid interconnect assemblies, as well as methods of making and using the assemblies. The hybrid assemblies generally include a semiconductor having a die pad disposed thereon, a substrate having a substrate pad disposed thereon, and a polymer layer disposed between the surface of the die pad and the surface of the substrate pad. In addition, at least a portion of the surface of the die pad is metallically bonded to at least a portion of the surface of the substrate pad and at least a portion of the surface of the die pad is chemically bonded to at least a portion of the surface of the substrate pad.Type: ApplicationFiled: January 21, 2014Publication date: May 29, 2014Applicant: Georgia Tech Research CorporationInventors: Rao Tummala, Venkatesh Sundaram, Markondeya Raj Pulugurtha, Tao Wang, Vanessa Smet
-
Publication number: 20140147974Abstract: Provided are a bump structure includes a first bump and a second bump, a semiconductor package including the same, and a method of manufacturing the same. The bump structure includes: first bump provided on a connection pad of a substrate, the first bump including a plurality of nano-wires extending from the connection pad and a body connecting end portions of the plurality of nano-wires; and a second bump provided on the body of the first bump.Type: ApplicationFiled: February 3, 2014Publication date: May 29, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yun-Hyeok IM, Jong-Yeon KIM, Tae-Je CHO, Un-Byoung KANG
-
Publication number: 20140145326Abstract: A substrate with integrated passive devices and method of manufacturing the same are presented. The substrate may include through silicon vias, at least one redistribution layer having a 1st passive device pattern and stacked vias, and an under bump metal layer having a 2nd passive device pattern.Type: ApplicationFiled: November 29, 2012Publication date: May 29, 2014Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chu-Fu Lin, Ming-Tse Lin, Yung-Chang Lin
-
Patent number: 8735276Abstract: Provided are semiconductor packages and methods of manufacturing the semiconductor package. The semiconductor packages may include a substrate including a chip pad, a redistributed line which is electrically connected to the chip pad and includes an opening. The semiconductor packages may also include an external terminal connection portion, and an external terminal connection pad which is disposed at an opening and electrically connected to the redistributed line. The present general inventive concept can solve the problem where an ingredient of gold included in a redistributed line may be prevented from being diffused into an adjacent bump pad to form a void or an undesired intermetallic compound. In a chip on chip structure, a plurality of bumps of a lower chip are connected to an upper chip to improve reliability, diversity and functionality of the chip on chip structure.Type: GrantFiled: February 3, 2012Date of Patent: May 27, 2014Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Hyun-Soo Chung, Jae-Shin Cho, Dong-Ho Lee, Dong-Hyeon Jang, Seong-Deok Hwang, Seung-Duk Baek
-
Patent number: 8735287Abstract: A microelectronic unit can include a semiconductor element having a front surface, a microelectronic semiconductor device adjacent to the front surface, contacts at the front surface and a rear surface remote from the front surface. The semiconductor element can have through holes extending from the rear surface through the semiconductor element and through the contacts. A dielectric layer can line the through holes. A conductive layer may overlie the dielectric layer within the through holes. The conductive layer can conductively interconnect the contacts with unit contacts.Type: GrantFiled: June 5, 2012Date of Patent: May 27, 2014Assignee: Invensas Corp.Inventors: Belgacem Haba, Giles Humpston, Moti Margalit
-
Patent number: 8736062Abstract: A method of making contact pad sidewall spacer and pad sidewall spacers are disclosed. An embodiment includes forming a plurality of contact pads on a substrate, each contact pad having sidewalls, forming a first photoresist over the substrate, and removing the first photoresist from the substrate thereby forming sidewall spacers along the sidewalls of the plurality of the contact pads.Type: GrantFiled: August 16, 2012Date of Patent: May 27, 2014Assignee: Infineon Technologies AGInventor: Johann Gatterbauer
-
Patent number: 8736035Abstract: A semiconductor package includes a first package substrate, a first semiconductor chip disposed on the first package substrate, the semiconductor chip including first through hole vias, and a chip package disposed on the first semiconductor chip, the chip package including a second package substrate and a second semiconductor chip disposed on the second package substrate, wherein a first conductive terminal is disposed on a first surface of the semiconductor chip and a second conductive terminal is disposed on a first surface of the second package substrate, the first conductive terminal disposed on the second conductive terminal.Type: GrantFiled: March 5, 2013Date of Patent: May 27, 2014Assignee: Samsung Electronics Co. Ltd.Inventors: Tae-Joo Hwang, Tae-gyeong Chung, Eun-chul Ahn
-
Patent number: 8735273Abstract: A method includes forming a passivation layer over a metal pad, which is overlying a semiconductor substrate. A first opening is formed in the passivation layer, with a portion of the metal pad exposed through the first opening. A seed layer is formed over the passivation layer and to electrically coupled to the metal pad. The seed layer further includes a portion over the passivation layer. A first mask is formed over the seed layer, wherein the first mask has a second opening directly over at least a portion of the metal pad. A PPI is formed over the seed layer and in the second opening. A second mask is formed over the first mask, with a third opening formed in the second mask. A portion of a metal bump is formed in the third opening. After the step of forming the portion of the metal bump, the first and the second masks are removed.Type: GrantFiled: July 8, 2011Date of Patent: May 27, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Hsiung Lu, Ming-Da Cheng, Chih-Wei Lin, Yi-Wen Wu, Hsiu-Jen Lin, Chung-Shi Liu, Mirng-Ji Lii, Chen-Hua Yu
-
Patent number: 8736027Abstract: A semiconductor device includes: a semiconductor substrate that includes a semiconductor; an electrode layer formed on a first surface side inside the semiconductor substrate; a frame layer laminated on the first surface of the semiconductor substrate; a conductor layer formed in an aperture portion formed by processing the semiconductor substrate and the frame layer in such a manner as to expose the electrode layer on the first surface of the semiconductor substrate; a vertical hole formed through the semiconductor substrate from a second surface of the semiconductor substrate to the conductor layer; and a wiring layer that is electrically connected to the electrode layer via the conductor layer at an end portion of the vertical hole, and that extends to the second surface of the semiconductor substrate.Type: GrantFiled: March 5, 2012Date of Patent: May 27, 2014Assignee: Sony CorporationInventor: Masaya Nagata
-
Patent number: 8735275Abstract: After a plurality of pads (2) are formed on an insulation film (1), a passivation film (3) is formed on the entire surface thereof, and opening parts (3a) which exposes all the pads (2) are formed in the passivation film (3). Next, another passivation film is formed on the entire surface and, for each of the pads (2), an opening part is formed in this passivation film to expose the central portion of the pad (2). According to the above method, the probing test can be performed with the opening parts (3a) formed in the passivation film (3). Performing the probing test in such a state increases the probability that the probe contacts the pad (2) since the entire surface of the pad (2) is exposed, thereby providing the test with a higher accuracy. Thus, the pad can be miniaturized and/or the pitch can be narrowed without requiring a higher accuracy of the probe.Type: GrantFiled: May 7, 2010Date of Patent: May 27, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Nobuo Satake
-
Publication number: 20140141569Abstract: In a method of fabricating a semiconductor device, a first sacrificial through-via is formed to fill a first via-hole extending from a first surface of a first substrate toward a second surface of the first substrate opposite the first surface. The first surface of the first substrate is bonded to a carrier. The first sacrificial through-via is exposed, and the first sacrificial through-via is selectively removed. After selectively removing the first sacrificial through-via, a conductive through-via is formed to fill the first via-hole.Type: ApplicationFiled: September 5, 2013Publication date: May 22, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chajea JO, Ji Hwang KIM, Tae Hong MIN, Tae-Sub CHANG, Taeje CHO
-
Patent number: 8728929Abstract: The invention relates to a method of manufacturing a semiconductor device, the method comprising: i) providing a substrate carrier comprising a substrate layer and a patterned conductive layer, wherein the patterned conductive layer defines contact pads; ii) partially etching the substrate carrier using the patterned conductive layer as a mask defining contact regions in the substrate layer; iii) providing the semiconductor chip; iv) mounting said semiconductor chip with the adhesive layer on the patterned conductive layer such that the semiconductor chip covers at least one of the trenches and part of the contact pads neighboring the respective trench are left uncovered for future wire bonding; v) providing wire bonds between respective terminals of the semiconductor chip and respective contact pads of the substrate carrier; vi) providing a molding compound covering the substrate carrier and the semiconductor chip, and vii) etching the backside (S2) of the substrate carrier to expose the molding compound inType: GrantFiled: December 17, 2010Date of Patent: May 20, 2014Assignee: NXP B.V.Inventors: Jan van Kempen, René Wilhelmus Johannes Maria van den Boomen, Emiel de Bruin
-
Patent number: 8729397Abstract: An embedded structure of circuit board is provided. The embedded structure includes a substrate, a first patterned conductive layer disposed on the substrate and selectively exposing the substrate, a first dielectric layer covering the first patterned conductive layer and the substrate, a pad opening disposed in the first dielectric layer, and a via disposed in the pad opening and exposing the first patterned conductive layer, wherein the outer surface of the first dielectric layer has a substantially even surface.Type: GrantFiled: December 13, 2011Date of Patent: May 20, 2014Assignee: Unimicron Technology Corp.Inventors: Yi-Chun Liu, Wei-Ming Cheng, Tsung-Yuan Chen, Shu-Sheng Chiang
-
Publication number: 20140131882Abstract: This invention discloses a through-silicon via (TSV) structure for providing an electrical path between a first-side surface and a second-side surface of a silicon chip, and a method for fabricating the structure. In one embodiment, the TSV structure comprises a via penetrated through the chip from the first-side surface to the second-side surface, providing a first end on the first-side surface and a second end on the second-side surface. A local isolation layer is deposited on the via's sidewall and on a portion of the first-side surface surrounding the first end. The TSV structure further comprises a plurality of substantially closely-packed microstructures arranged to form a substantially non-random pattern and fabricated on at least the portion of the first-side surface covered by the local isolation layer for promoting adhesion of the local isolation layer to the chip. A majority of the microstructures has a depth of at least 1 ?m.Type: ApplicationFiled: November 12, 2012Publication date: May 15, 2014Applicant: Hong Kong Applied Science and Technology Research Institute Company LimitedInventor: Hong Kong Applied Science and Technology Institute Company Limited
-
Publication number: 20140131857Abstract: Some implementations provide a semiconductor device that includes a die, an under bump metallization (UBM) structure coupled to the die, and a barrier layer. The UBM structure has a first oxide property. The barrier layer has a second oxide property that is more resistant to oxide removal from a flux material than the first oxide property of the UBM structure. The barrier layer includes a top portion, a bottom portion and a side portion. The top portion is coupled to the UBM structure, and the side portion is substantially oxidized.Type: ApplicationFiled: February 20, 2013Publication date: May 15, 2014Applicant: Qualcomm IncorporatedInventors: Omar J. Bchir, Milind P. Shah, Houssam W. Jomaa, Manuel Aldrete, Chin-Kwan Kim
-
Publication number: 20140131859Abstract: A wafer level package includes a wafer, a lead disposed of the wafer for connecting the wafer to an electrical circuit, and a core disposed of the lead. In some embodiments, the lead disposed of the wafer is a copper pillar, and the core is plated onto the copper pillar. In some embodiments, the core is polymer screen-plated onto the lead. In some embodiments, the core extends between at least approximately thirty-five micrometers (35 ?m) and fifty micrometers (50 ?m) from the lead. In some embodiments, the core covers between at least approximately one-third (?) and one-half (½) of the surface area of the lead. In some embodiments, the core comprises a stud-shape extending from the lead. In some embodiments, the core extends perpendicularly across the lead. In some embodiments, the core extends longitudinally along the lead. Further, a portion of the core can extend perpendicularly from a longitudinal core.Type: ApplicationFiled: June 28, 2013Publication date: May 15, 2014Inventors: Yong Li Xu, Tiao Zhou, Xiansong Chen, Kaysar M. Rahim, Viren Khandekar, Yi-Sheng Anthony Sun, Arkadii V. Samoilov
-
Publication number: 20140131865Abstract: The present disclosure provides an integrated circuit. The integrated circuit includes an interconnect structure formed on a substrate; a landing metal trace formed on the interconnect structure and coupled to the interconnect structure, wherein the landing metal trace includes a first width T defined in a first direction; and a metal bump post formed on and aligned with the landing metal trace, wherein the metal bump post includes a second width U defined in the first direction, and the second width U is greater than the first width T.Type: ApplicationFiled: January 30, 2014Publication date: May 15, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Tin-Hao Kuo, Chen-Shien Chen, Mirng-Ji Lii, Sheng-Yu Wu, Yen-Liang Lin
-
Method of using bonding ball array as height keeper and paste holder in semiconductor device package
Patent number: 8722467Abstract: A die attach method for a semiconductor chip with a back metal layer located at the back surface of the semiconductor chip comprises the steps of forming a bonding ball array including a plurality of bonding balls with a same height on a die attach area at a top surface of a die paddle; depositing a die attach material in the bonding ball array area with a thickness of the die attach material equal or slightly larger than the height of the bonding ball; attaching the semiconductor chip to the die attach area at the top surface of the die paddle by the die attach material, wherein the bonding ball array controls the bond line thickness of the die attach material between the back metal layer and the top surface of the die paddle and prevents the semiconductor chip from rotating on the die attach material when it is melted.Type: GrantFiled: June 30, 2012Date of Patent: May 13, 2014Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Lei Shi, Aihua Lu, Yan Xun Xue -
Patent number: 8723319Abstract: A BGA package structure and a method for fabricating the same, wherein the BGA package structure comprises: a substrate having a first surface used to carry a chip and a second surface opposite to the first surface, wherein the substrate is divided into several regions according to different distances from a central point of the substrate; a plurality of contact bonding pads on the second surface electrically connected with the chip; and a plurality of bumps respectively attached to each of the contact bonding pads, wherein the contact bonding pads and bumps in a region which is closest to the central point are the smallest, while the contact bonding pads and bumps in a region which is farthest to the central point are the biggest. Therefore the situation that the bumps at the edge are liable to peel off may improved.Type: GrantFiled: August 26, 2011Date of Patent: May 13, 2014Assignee: Semiconductor Manufacturing International (Beijing) CorporationInventor: TsingChow Wang
-
Publication number: 20140124920Abstract: A stud bump structure and method for manufacturing the same are provided. The stud bump structure includes a substrate, and a first silver alloy stud bump disposed on the substrate, wherein the first silver alloy stud bump has a weight percentage ratio of Ag:Au:Pd=60-99.98:0.01-30:0.01-10.Type: ApplicationFiled: February 7, 2013Publication date: May 8, 2014Applicant: WIRE TECHNOLOGY CO., LTD.Inventors: Tung-Han CHUANG, Hsing-Hua TSAI, Jun-Der LEE
-
Publication number: 20140124897Abstract: Disclosed is a semiconductor device having a radio frequency switch. Also disclosed are an antenna switch module and a method of manufacturing the semiconductor device. The semiconductor device includes a metal wiring insulating film bonded to a silicon substrate. In the semiconductor device, a crystal defect layer extends into the silicon substrate from a surface of the silicon substrate. Crystal defects are throughout the crystal defect layer. The semiconductor device and an integrated circuit are in the antenna switch module. The integrated circuit in the antenna switch module is mounted with the radio-frequency switch device and the silicon substrate. The method of manufacturing the semiconductor device includes a step of forming crystal defects throughout a silicon substrate. Radiation or a diffusion is used to form the crystal defects. After the step of forming the crystal defects, the method includes a step of implanting ions into a surface of the silicon substrate to form a crystal defect layer.Type: ApplicationFiled: October 3, 2013Publication date: May 8, 2014Applicant: SONY CORPORATIONInventors: Yoshikazu Motoyama, Hiroki Tsunemi, Hideo Yamagata
-
Publication number: 20140124960Abstract: Packaged semiconductor assemblies including interconnect structures and methods for forming such interconnect structures are disclosed herein. One embodiment of a packaged semiconductor assembly includes a support member having a first bond-site and a die carried by the support member having a second bond-site. An interconnect structure is connected between the first and second bond-sites and includes a wire that is coupled to at least one of the first and second bond-sites. The interconnect structure also includes a third bond-site coupled to the wire between the first and second bond-sites.Type: ApplicationFiled: January 10, 2014Publication date: May 8, 2014Applicant: MICRON TECHNOLOGY, INC.Inventors: Suan Jeung Boon, Meow Koon Eng, Yong Poo Chia
-
Publication number: 20140117532Abstract: The disclosure is directed to a device and method for manufacture thereof. The device includes a first workpiece bonded to a second workpiece by a bump interconnection structure. The bump interconnection structure allows for optimized packaging assembly yield and bond integrity.Type: ApplicationFiled: October 25, 2012Publication date: May 1, 2014Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chita Chuang, Yao-Chun Chuang, Yu-Chen Hsu, Ming Hung Tseng, Chen-Shien Chen
-
Patent number: 8709935Abstract: A semiconductor device has a substrate and first conductive pads formed over the substrate. An interconnect surface area of the first conductive pads is expanded by forming a plurality of recesses into the first conductive pads. The recesses can be an arrangement of concentric rings, arrangement of circular recesses, or arrangement of parallel linear trenches. Alternatively, the interconnect surface area of the first conductive pads is expanded by forming a second conductive pad over the first conductive pad. A semiconductor die has a plurality of interconnect structures formed over a surface of the semiconductor die. The semiconductor die is mounted to the substrate with the interconnect structures contacting the expanded interconnect surface area of the first conductive pads to increase bonding strength of the interconnect structure to the first conductive pads. A mold underfill material is deposited between the semiconductor die and substrate.Type: GrantFiled: February 15, 2013Date of Patent: April 29, 2014Assignee: STATS ChipPAC, Ltd.Inventors: DaeSik Choi, OhHan Kim, SungWon Cho
-
Patent number: 8709934Abstract: An electronic system is provided including forming a substrate having a contact, forming a conductive structure over the contact, mounting an electrical device having an external interconnect over the conductive structure, and forming a conductive protrusion from the conductive structure in the external interconnect.Type: GrantFiled: June 5, 2007Date of Patent: April 29, 2014Assignee: Stats ChipPac Ltd.Inventors: BaeYong Kim, Bongsuk Choi, Oh Han Kim
-
Patent number: 8710656Abstract: An integrated circuit (IC) chip is disclosed including a plurality of metal vertical interconnect accesses (vias) in a back end of line (BEOL) layer, a redistribution layer (RDL) on the BEOL layer, the BEOL layer having a plurality of bond pads, each bond pad connected to at least one corresponding metal via through the RDL; and a solder bump connected to each bond pad, wherein each solder bump is laterally offset from the corresponding metal via connected to the bond pad towards a center of the IC chip by an offset distance, wherein the offset distance is non-uniform across the IC chip. In one embodiment, the offset distance for each solder bump is proportionate to a distance between the center of the IC chip and the center of the corresponding solder bump pad structure for that solder bump.Type: GrantFiled: July 20, 2012Date of Patent: April 29, 2014Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Brian M. Erwin, Jeffrey P. Gambino, Wolfgang Sauter, George J. Scott
-
Publication number: 20140110840Abstract: In one embodiment of the present invention, a semiconductor package includes a substrate having a first major surface and an opposite second major surface. A chip is disposed in the substrate. The chip includes a plurality of contact pads at the first major surface. A first antenna structure is disposed at the first major surface. A reflector is disposed at the second major surface.Type: ApplicationFiled: January 8, 2013Publication date: April 24, 2014Applicant: Infineon Technologies AGInventors: Maciej Wojnowski, Walter Hartner, Ottmar Geitner, Gottfried Beer, Klaus Pressel, Mehran Pour Mousavi
-
Publication number: 20140113445Abstract: Embodiments of the present disclosure provide a method for controlling moisture from substrate being processed. Particularly, embodiments of the present disclosure provide methods for removing moisture from polymer materials adjacent bond pad areas. One embodiment of the present includes providing a moisture sensitive precursor and forming a compound from a reaction between the moisture to be controlled and the moisture sensitive precursor.Type: ApplicationFiled: October 17, 2013Publication date: April 24, 2014Applicant: Applied Materials, Inc.Inventor: Mei CHANG
-
Publication number: 20140113446Abstract: A semiconductor device has a semiconductor die having a plurality of die bump pad and substrate having a plurality of conductive trace with an interconnect site. A solder mask patch is formed interstitially between the die bump pads or interconnect sites. A conductive bump material is deposited on the interconnect sites or die bump pads. The semiconductor die is mounted to the substrate so that the conductive bump material is disposed between the die bump pads and interconnect sites. The conductive bump material is reflowed without a solder mask around the die bump pad or interconnect site to form an interconnect structure between the semiconductor die and substrate. The solder mask patch confines the conductive bump material within the die bump pad or interconnect site. The interconnect structure can include a fusible portion and non-fusible portion. An encapsulant is deposited between the semiconductor die and substrate.Type: ApplicationFiled: December 31, 2013Publication date: April 24, 2014Applicant: STATS ChipPAC, Ltd.Inventor: Rajendra D. Pendse
-
Patent number: 8703601Abstract: Disclosed are an application method, device and program which enable the constant retention of a fillet shape, without altering the shape due to the speed differences associated with changes in the direction of the nozzle or differences in the degree of penetration when bumps are arranged non-uniformly. In a liquid material application method a desired application pattern is created, liquid material is discharged from a nozzle whilst the nozzle and a workpiece are moved relative to one another, and the gap between a substrate and the workpiece, the workpiece being placed above the substrate by means of at least three bumps, is filled up with liquid material by capillary action. If bumps are arranged non-uniformly, the supply quantity per unit area of the application pattern is set so that a greater quantity is supplied to application areas next to areas where the integration density of bumps is high, than is supplied to application areas next to areas where the integration density of bumps is low.Type: GrantFiled: August 6, 2010Date of Patent: April 22, 2014Assignee: Musashi Engineering, Inc.Inventor: Kazumasa Ikushima
-
Patent number: 8704370Abstract: A package structure includes a package substrate having a top surface and a bottom surface. A semiconductor die having a top surface and a bottom surface. The semiconductor die is mounted to the package substrate. The bottom surface of the semiconductor die is adjacent to the top surface of the package substrate. An air gap is between the bottom surface of the package substrate and the bottom surface of semiconductor die.Type: GrantFiled: June 29, 2012Date of Patent: April 22, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Trent S. Uehling, Burton J. Carpenter, Brett P. Wilkerson
-
Patent number: 8703600Abstract: An electronic component in which an element is formed on a chip includes: a pad that is made of a conductive material and that is formed in a first bump formation region that is two-dimensionally arranged in center of one principle face and in a second bump formation region that is linearly arranged at peripheral border of the principle face; a passivation film that is formed on the principle face to cover portion except a formation position of the pad; a metal layer that is formed on the pad; and a bump that is made of a conductive material and that is formed on the metal layer by plating, wherein radius of the metal layer in the second bump formation region is smaller than radius of at least some of the metal layer in the first bump formation region.Type: GrantFiled: March 11, 2010Date of Patent: April 22, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuo Migita, Hirokazu Ezawa, Soichi Yamashita, Takashi Togasaki
-
Patent number: 8703541Abstract: An electronic system is provided including forming a substrate having a radiating patterned pad, mounting an electrical device having an external interconnect over the radiating patterned pad with the external interconnect offset from the radiating patterned pad, and aligning the external interconnect with the radiating patterned pad.Type: GrantFiled: April 6, 2012Date of Patent: April 22, 2014Assignee: Stats Chippac Ltd.Inventors: Haengcheol Choi, Ki Youn Jang, Taewoo Kang, Il Kwon Shim
-
Publication number: 20140103522Abstract: A semiconductor substrate having a base material and a connection portion provided on at least one surface of the base material. The connection portion includes: a non-conductive wall portion so as to surround a concave portion formed on the base material; an electrode portion disposed on a bottom surface of a concave portion; and a metal portion disposed in contact with the electrode portion.Type: ApplicationFiled: September 24, 2013Publication date: April 17, 2014Applicant: OLYMPUS CORPORATIONInventor: Yoshiaki Takemoto
-
Publication number: 20140106560Abstract: The present subject matter relates to the field of fabricating microelectronic devices. In at least one embodiment, the present subject matter relates to forming an interconnect that has a portion thereof which becomes debonded from the microelectronic device during cooling after attachment to an external device. The debonded portion allows the interconnect to flex and absorb stress.Type: ApplicationFiled: December 18, 2013Publication date: April 17, 2014Inventors: Qing Ma, Jun He, Patrick Morrow, Paul B. Fischer, Sridhar Balakrishnan, Satish Radhakrishnan, Tatyana Tanya Andryushcheko, Guanghai Xu
-
Patent number: 8697566Abstract: A manufacturing method of a bump structure is provided. A substrate having at least one pad and a passivation layer is provided. The passivation layer has at least one first opening exposing the pad. An insulating layer is formed on the passivation layer. The insulating layer has at least one second opening located above the first opening. A metal layer is formed on the insulating layer. The metal layer electrically connects the pad through the first and second openings. A first bump is formed in the first and second openings. A second bump is formed on the first bump and a portion of the metal layer. The metal layer not covered by the second bump is partially removed by using the second bump as a mask, so as to form at least one UBM layer. The first bump is completely covered by the UBM layer and the second bump.Type: GrantFiled: September 5, 2011Date of Patent: April 15, 2014Assignee: ChipMOS Technologies Inc.Inventor: Chung-Pang Chi
-
Patent number: 8698299Abstract: Miniaturization and high-performance of a semiconductor device are promoted, which has a package on package (POP) structure in which a plurality of semiconductor packages is stacked in a multistage manner. A testing conductive pad for determining the quality of a conduction state of a microcomputer chip and a memory chip is arranged outside a conductive pad for external input/output and thereby the route of a wire that couples the microcomputer chip and the memory chip to the testing conductive pad is reduced in length. Further, the wire that couples the microcomputer chip and the memory chip to the testing conductive pad is coupled to a pad in the outer row among conductive pads in two rows to be coupled to the microcomputer chip.Type: GrantFiled: March 1, 2012Date of Patent: April 15, 2014Assignee: Renesas Electronics CorporationInventors: Toshikazu Ishikawa, Mikako Okada
-
Patent number: 8698288Abstract: A semiconductor device includes first and second flexible substrates each with first and second peripheral edges. First and second dies are attached on respective surfaces of the flexible substrates and are each respectively electrically connected to first and second metal traces. A first crimping structure electrically connects the first metal traces to the second metal traces and crimps together the first peripheral edges of the first and second substrates. A second crimping structure electrically connects the first metal traces to the second metal traces and crimps together the second peripheral edges of the first and second substrates.Type: GrantFiled: May 23, 2013Date of Patent: April 15, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Boon Yew Low, Navas Khan Oratti Kalandar, Sharon Huey Lin Tay
-
Patent number: 8697567Abstract: A method and structures are provided for implementing decoupling capacitors within a DRAM TSV stack. A DRAM is formed with a plurality of TSVs extending completely through the substrate and filled with a conducting material. A layer of glass is grown on both the top and bottom of the DRAM providing an insulator. A layer of metal is grown on each glass layer providing a conductor. The metal and glass layers are etched through to TSVs with a gap provided around the perimeter of via pads. A respective solder ball is formed on the TSVs to connect to another DRAM chip in the DRAM TSV stack. The metal layers are connected to at least one TSV by one respective solder ball and are connected to a voltage source and a dielectric is inserted between the metal layers in the DRAM TSV stack to complete the decoupling capacitor.Type: GrantFiled: May 22, 2012Date of Patent: April 15, 2014Assignee: International Business Machines CorporationInventors: Joab D. Henderson, Kyu-hyoun Kim, Warren E. Maule, Kenneth L. Wright
-
Publication number: 20140091459Abstract: A low resistance metal is charged into holes formed in a semiconductor substrate to thereby form through electrodes. Post electrodes of a wiring-added post electrode component connected together by a support portion thereof are simultaneously fixed to and electrically connected to connection regions formed on an LSI chip. On the front face side, after resin sealing, the support portion is separated so as to expose front face wiring traces. On the back face side, the semiconductor substrate is grounded so as to expose tip ends of the through electrodes. The front face wiring traces exposed to the front face side and the tip ends of the through electrodes exposed to the back face side are used as wiring for external connection.Type: ApplicationFiled: October 14, 2013Publication date: April 3, 2014Applicant: Invensas CorporationInventor: Masamichi Ishihara
-
Publication number: 20140084460Abstract: Contact bumps between a contact pad and a substrate can include recesses and protrusions that can mate with the material of the substrate. The irregular mating surfaces between the contact bumps and the contact pads can enhance the bonding strength of the contacts, for example, against shear and tension forces, especially for flexible systems such as smart cards.Type: ApplicationFiled: December 2, 2013Publication date: March 27, 2014Applicant: SMARTRAC TECHNOLOGY GmbHInventors: Carsten Nieland, Frank Kriebel
-
Publication number: 20140087553Abstract: There are disclosed herein various implementations of improved wafer level semiconductor packages. One exemplary implementation comprises forming a post-fabrication redistribution layer (post-Fab RDL) between first and second dielectric layers affixed over a surface of a wafer, and forming a window for receiving an electrical contact body in the second dielectric layer, the window exposing the post-Fab RDL. At least one of the first and second dielectric layers is a pre-formed dielectric layer, which may be affixed over the surface of the wafer using a lamination process. In one implementation, the window is formed using a direct laser ablation process.Type: ApplicationFiled: November 22, 2013Publication date: March 27, 2014Applicant: BROADCOM CORPORATIONInventors: Kevin (Kunzhong) Hu, Chonghua Zhong, Edward Law
-
Publication number: 20140087554Abstract: Methods of forming arrays of small, densely spaced holes or pillars for use in integrated circuits are disclosed. Various pattern transfer and etching steps can be used, in combination with pitch-reduction techniques, to create densely-packed features. Conventional photolithography steps can be used in combination with pitch-reduction techniques to form superimposed patterns of crossing elongate features with pillars at the intersections. Spacers are simultaneously applied to sidewalls of both sets of crossing lines to produce a pitch-doubled grid pattern. The pillars facilitate rows of spacers bridging columns of spacers.Type: ApplicationFiled: December 2, 2013Publication date: March 27, 2014Applicant: MICRON TECHNOLOGY, INC.Inventor: David H. Wells
-
Publication number: 20140084458Abstract: An embodiment of the invention provides a chip package which includes: a substrate having a first surface and a second surface; a sensing layer disposed on the first surface of the substrate, wherein the sensing layer has a sensing region; a conducting pad structure disposed on the substrate and electrically connected to the sensing region; a spacer layer disposed on the first surface of the substrate; a semiconductor substrate placed on the spacer layer, wherein the semiconductor substrate, the spacer layer, and the substrate together surround a cavity on the sensing region; and a through-hole extending from a surface of the semiconductor substrate toward the substrate, wherein the through-hole connects to the cavity.Type: ApplicationFiled: September 25, 2013Publication date: March 27, 2014Applicant: XINTEC INC.Inventors: Yu-Ting HUANG, Tsang-Yu LIU
-
Publication number: 20140084461Abstract: Embodiments of the present disclosure are directed towards flux materials for heated solder placement and associated techniques and configurations. In one embodiment, a method includes depositing a flux material on one or more pads of a package substrate, the flux material including a rosin material and a thixotropic agent and depositing one or more solder balls on the flux material disposed on the one or more pads, wherein depositing the one or more solder balls on the flux material is performed at a temperature greater than 80° C., and wherein the rosin material and the thixotropic agent are configured to resist softening at the temperature greater than 80° C. Other embodiments may be described and/or claimed.Type: ApplicationFiled: September 25, 2012Publication date: March 27, 2014Inventors: Rajen S. Sidhu, Martha A. Dudek, Wei Tan
-
Patent number: 8679963Abstract: A chip scale package has a semiconductor die having an array of die bond pads arranged with a bond pad density per unit area, embedded in a molded die support body having a surface supporting an array of conducting contacts, each of the contacts connected by an electrical lead to a corresponding one of the die bond pads.Type: GrantFiled: June 12, 2013Date of Patent: March 25, 2014Assignee: NXP B.V.Inventors: Jan Gulpen, Tonny Kamphuis, Pieter Hochstenbach, Leo Van Gemert, Eric Van Grunsven, Marc De Samber
-
Publication number: 20140077369Abstract: Packaging devices and packaging methods are disclosed. In some embodiments, a method of manufacturing a packaging device includes forming a plurality of through-substrate vias (TSVs) in an interposer substrate. The interposer substrate is recessed or a thickness of the plurality of TSVs is increased to expose portions of the plurality of TSVs. A conductive ball is coupled to the exposed portion of each of the plurality of TSVs.Type: ApplicationFiled: September 20, 2012Publication date: March 20, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Wei Liang, Kai-Chiang Wu, Ming-che Ho, Yi-Wen Wu
-
Publication number: 20140077372Abstract: Embodiments relate to a method for manufacturing a semiconductor device including at least one of: (1) Forming a lower electrode pattern on/over a substrate. (2) Forming a first interlayer insulating layer on/over the lower electrode pattern. (3) Forming a second interlayer insulating layer over the first interlayer insulating layer to include an intermediate electrode pattern. (4) Forming an upper electrode pattern over the second interlayer insulating layer. (5) Forming a third interlayer insulating layer over the upper electrode pattern. (6) Etching the first to third interlayer insulating layers to form a cavity which exposes a portion of the intermediate electrode pattern. (7) Forming a contact ball in the cavity.Type: ApplicationFiled: March 15, 2013Publication date: March 20, 2014Applicant: Dongbu HiTek Co., Ltd.Inventors: Sung Wook JOO, Chung Kyung Jung
-
Publication number: 20140077370Abstract: A method for manufacturing a semiconductor device including at least one of the following steps: (1) Forming a lower electrode pattern on/over a substrate. (2) Forming a first interlayer insulating layer on the lower electrode pattern. (3) Forming an upper electrode pattern on the first interlayer insulating layer. (4) Forming a passivation layer on a side of the upper electrode pattern. (5) Forming a second interlayer insulating layer on the upper electrode pattern. (6) Etching the second interlayer insulating layer to form a cavity which exposes the passivation layer. (7) Forming a contact ball in the cavity.Type: ApplicationFiled: March 14, 2013Publication date: March 20, 2014Applicant: Dongbu HiTek Co., Ltd.Inventors: Chung Kyung Jung, Sung Wook Joo
-
Publication number: 20140077358Abstract: An embodiment bump on trace (BOT) structure includes a contact element supported by an integrated circuit, an under bump metallurgy (UBM) feature electrically coupled to the contact element, a metal bump on the under bump metallurgy feature, and a substrate trace on a substrate, the substrate trace coupled to the metal bump through a solder joint and intermetallic compounds, a ratio of a first cross sectional area of the intermetallic compounds to a second cross sectional area of the solder joint greater than forty percent.Type: ApplicationFiled: December 12, 2012Publication date: March 20, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Taiwan Semiconductor Manufacturing Company, Ltd.