Address Mapping (e.g., Conversion, Translation) Patents (Class 711/202)
-
Publication number: 20140195724Abstract: An apparatus and method of converting an address and data of a memory in a terminal. The apparatus includes a random key generator configured to generate a new random key, each time the terminal is powered on, an address mapper configured to convert an address of a memory area for data writing or reading using the random key and transmit the converted address to a data converter, and the data converter configured to convert data to be written to the memory using the converted address and convert data to read from the memory using the converted address to original data.Type: ApplicationFiled: January 7, 2014Publication date: July 10, 2014Applicant: Samsung Electronics Co., LtdInventor: Hee-Sub Shin
-
Patent number: 8775776Abstract: A hash table method and structure comprises a processor that receives a plurality of access requests for access to a storage device. The processor performs a plurality of hash processes on the access requests to generate a first number of addresses for each access request. Such addresses are within a full address range. Hash table banks are operatively connected to the processor. The hash table banks form the storage device. Each of the hash table banks has a plurality of input ports. Specifically, each of the hash table banks has less input ports than the first number of addresses for each access request. The processor provides the addresses to the hash table banks, and each of the hash table banks stores pointers corresponding to a different limited range of addresses within the full address range (each of the different limited range of addresses is less than the full address range).Type: GrantFiled: January 18, 2012Date of Patent: July 8, 2014Assignee: International Business Machines CorporationInventors: Bulent Abali, John J. Reilly
-
Patent number: 8775772Abstract: Methods and apparatus for enhanced READ and WRITE operations in a FLASH-based solid state storage system that includes a logical to physical translation table where the logical to physical translation table can include entries associating a logical block address with one or more data identifiers, where each data identifier is associated with a data string.Type: GrantFiled: December 21, 2009Date of Patent: July 8, 2014Assignee: International Business Machines CorporationInventors: James A. Fuxa, Lance W. Shelton, Justin C. Haggard
-
Publication number: 20140189283Abstract: Provided is a semiconductor memory device that may efficiently map an internal address used inside the semiconductor memory device in response to an external address that is applied from the outside of the semiconductor memory device. The semiconductor memory device may include a memory cell array configured to include a first main cell array, a first spare cell array, a second main cell array, and a second spare cell array each of which has internal cells that are selected in response to an internal address, and an address mapping unit configured to map external address as the internal address when the external address designates the first main and spare cell arrays, and to operate calculation with a given value and the external address and to map the calculation result value as the internal address when the external address designates the second main and spare cell arrays.Type: ApplicationFiled: March 14, 2013Publication date: July 3, 2014Applicant: SK HYNIX INC.Inventor: Sang-Oh LIM
-
Patent number: 8769242Abstract: A method for translation map simplification may include determining a translation map based on a predetermined criterion in response to receiving input data. The method may also include determining if the translation map extends another map or a referenced map and determining if the translation map includes at least one map fragment. The referenced map is loaded in response to a determination that the translation map includes an extension of the referenced map. The map fragment is loaded in response to a determination that the translation map comprises the map fragment. A new map is compiled based on at least the translation map, the referenced map and the at least one map fragment, in response to the translation map not including a new map reference or a modification to the translation map. The input data is processed based on the new map to produce translated data specific to the new map.Type: GrantFiled: February 14, 2012Date of Patent: July 1, 2014Assignee: International Business Machines CorporationInventors: Vincent Tkac, Keith Shafer, Michael R. Ingardia
-
Patent number: 8769239Abstract: Systems and methods for re-mapping memory transactions are described. In an embodiment, a method includes receiving a memory request from a hardware subsystem to a memory, replacing a first identifier with a modified identifier in the memory request, and transmitting the memory request to the memory through a processor complex. The method further includes receiving a response from the memory, determining that the response corresponds to the memory request, replacing the modified identifier with the first identifier in the response, and transmitting the response to the hardware subsystem. In some embodiments, a system may be implemented as a system-on-a-chip (SoC). Devices suitable for using these systems include, for example, desktop and laptop computers, tablets, network appliances, mobile phones, personal digital assistants, e-book readers, televisions, and game consoles.Type: GrantFiled: December 17, 2010Date of Patent: July 1, 2014Assignee: Apple Inc.Inventors: Deniz Balkan, Gurjeet S. Saund
-
Patent number: 8769241Abstract: Systems and techniques relating to storage technologies are described. A described technique includes operating drives such as a solid state drive (SSD) and a disk drive, where the SSD and the disk drive are virtualized as a single logical drive having a logical address space, where the logical drive maps logical block addresses to the SSD and to the disk drive. The technique includes determining, based on a file to be written to the logical drive, a target logical address that corresponds to one of the SSD and the disk drive, and writing the file to the logical drive at the target logical address to effect storage on one of the SSD and the disk drive.Type: GrantFiled: November 19, 2010Date of Patent: July 1, 2014Assignee: Marvell World Trade Ltd.Inventors: Hsing-Yi Chiang, Xinhai Kang, Qun Zhao
-
Patent number: 8769240Abstract: An integrated circuit includes a random address generation unit configured to generate a first random address for a data randomizing operation, an address conversion unit configured to convert the first random address and generate a second random address, and a synchronization output unit configured to sequentially output the first and second random addresses in synchronization with a clock signal.Type: GrantFiled: December 21, 2011Date of Patent: July 1, 2014Assignee: Hynix Semiconductor Inc.Inventor: Dae-Il Choi
-
Publication number: 20140181456Abstract: A memory controller may include a reception unit configured to receive count information on the number of failed addresses in a memory, an address generation unit configured to generate an address having a value between a minimum address value and a maximum address value, wherein the maximum address value is adjusted based on an original maximum value and the count information, and a transmission unit configured to transmit the generated address to the memory.Type: ApplicationFiled: March 15, 2013Publication date: June 26, 2014Applicant: SK HYNIX INC.Inventor: Ki-Chang KWEAN
-
Patent number: 8762682Abstract: A data storage apparatus includes a command processor that receives write commands and data blocks from a host, the write commands comprising block ID's (BID) corresponding to data blocks; storage resources including semiconductor memory and mass storage; a data manager that selects storage resources and allocates selected resources to block ID's; a translation table to map a storage resource to the allocated block ID, and storage resources that are selected after receipt of the write command. A method is further provided for increasing performance in a storage device comprising a plurality of storage resources, transferring data to a storage resource that is available to transfer the data.Type: GrantFiled: July 2, 2010Date of Patent: June 24, 2014Assignee: Western Digital Technologies, Inc.Inventor: Curtis E. Stevens
-
Patent number: 8762683Abstract: An addressing device and method is provided to enable an electronic system having a less addressing capability to address a memory device having a larger storage space, thereby reducing the manufacture cost of the electronic system. The addressing device includes an address decoder and an address translator. The address decoder receives a first access address belonging to a smaller address space, and determines whether to map the first access address to the larger storage space of the memory device. The address translator is coupled to the address decoder. When the first access address is mapped to the storage space of the memory device, the address translator translates the first access address into a second access address of the larger storage space according to an adjustable base address.Type: GrantFiled: October 15, 2008Date of Patent: June 24, 2014Assignee: MStar Semiconductor, Inc.Inventors: Chih-Min Wang, Chao-Ping Su, Yi-Lung Tsai, Ming-Hong Huang
-
Patent number: 8756373Abstract: Methods and systems for load balancing read/write requests of a virtualized storage system. In one embodiment, a storage system includes a plurality of physical storage devices and a storage module operable within a communication network to present the plurality of physical storage devices as a virtual storage device to a plurality of network computing elements that are coupled to the communication network. The virtual storage device comprises a plurality of virtual storage volumes, wherein each virtual storage volume is communicatively coupled to the physical storage devices via the storage module. The storage module comprises maps that are used to route read/write requests from the network computing elements to the virtual storage volumes. Each map links read/write requests from at least one network computing element to a respective virtual storage volume within the virtual storage device.Type: GrantFiled: August 6, 2013Date of Patent: June 17, 2014Assignee: NetApp, Inc.Inventors: Wayland Jeong, Mukul Kotwani, Vladimir Popovski
-
Patent number: 8756387Abstract: Methods and apparatuses for optimizing the performance of a storage system comprise a FLASH storage system, a hard drive storage system, and a storage controller. The storage controller is adapted to receive READ and WRITE requests from an external host, and is coupled to the FLASH storage system and the hard drive storage system. The storage controller receives a WRITE request from an external host containing data and an address, forwards the received WRITE request to the FLASH storage system and associates the address provided in the WRITE request with a selected alternative address, and provides an alternative WRITE request, including the selected alternative address and the data received in the WRITE request, to the hard drive storage system, wherein the alternative address is selected to promote sequential WRITE operations within the hard drive storage system.Type: GrantFiled: March 5, 2010Date of Patent: June 17, 2014Assignee: International Business Machines CorporationInventors: Holloway H. Frost, Daniel E. Scheel
-
Patent number: 8756399Abstract: Method and apparatus for mutably associating logical block addresses to physical blocks. A physical storage space is apportioned into one or more bands. A logical block address (LBA) from a logical space is assigned to one of the bands, and the LBA is mutably associated with a particular physical block (sector) at an associated physical block address (PBA) within the assigned band. Such mutable association preferably includes the writing of user data associated with the LBA to the associated physical sector. During a subsequent operation, user data associated with the LBA can be stored in a second physical sector in the assigned band. The physical storage space preferably comprises a magnetic recording medium, and some or all of the bands preferably utilize overlapping tracks. The logical space is preferably divided into sets of sequential LBAs, with non-adjacent sets assigned to the same band. Map data are used to track sector allocation status in each band.Type: GrantFiled: January 25, 2006Date of Patent: June 17, 2014Assignee: Seagate Technology LLCInventor: Timothy R. Feldman
-
Patent number: 8756396Abstract: Systems, methods, and other embodiments associated with managing memory are described. According to one embodiment, an apparatus includes a converter that dynamically converts a structure of a data representation stored in a memory, where the structure is selectively converted between a sparse format and a non-sparse format.Type: GrantFiled: February 14, 2011Date of Patent: June 17, 2014Assignee: Toshiba CorporationInventors: Arvind Pruthi, Shailesh Shiwalkar
-
Patent number: 8756375Abstract: Apparatuses, systems, and methods are disclosed for caching data. A method includes directly mapping a logical address of a backing store to a logical address of a non-volatile cache. A method includes mapping, in a logical-to-physical mapping structure, the logical address of the non-volatile cache to a physical location in the non-volatile cache. The physical location may store data associated with the logical address of the backing store. A method includes removing the mapping from the logical-to-physical mapping structure in response to evicting the data from the non-volatile cache so that membership in the logical-to-physical mapping structure denotes storage in the non-volatile cache.Type: GrantFiled: June 29, 2013Date of Patent: June 17, 2014Assignee: Fusion-io, Inc.Inventor: David Flynn
-
Patent number: 8756400Abstract: The present disclosure includes devices, systems, and methods for memory address translation. One or more embodiments include a memory array and a controller coupled to the array. The array includes a first table having a number of records, wherein each record includes a number of entries, wherein each entry includes a physical address corresponding to a data segment stored in the array and a logical address. The controller includes a second table having a number of records, wherein each record includes a number of entries, wherein each entry includes a physical address corresponding to a record in the first table and a logical address. The controller also includes a third table having a number of records, wherein each record includes a number of entries, wherein each entry includes a physical address corresponding to a record in the second table and a logical address.Type: GrantFiled: April 9, 2013Date of Patent: June 17, 2014Assignee: Micron Technology, Inc.Inventors: Troy A. Manning, Martin L. Culley, Troy D. Larsen
-
Patent number: 8751736Abstract: Systems and methods for providing additional instructions for supporting efficient memory corruption detection in a processor. A physical memory may be a DRAM with a spare bank of memory reserved for a hardware failover mechanism. Version numbers associated with data structures allocated in the memory may be generated so that version numbers of adjacent data structures are different. A processor determines that a fetched instruction is a memory access instruction corresponding to a first data structure within the memory. For instructions that are not a version update instruction, the processor compares the first version number and second version number stored in a location in the memory indicated by the generated address and flags an error if there is a mismatch. For version update instructions, the processor performs a memory access operation on the second version number with no comparison check.Type: GrantFiled: August 2, 2011Date of Patent: June 10, 2014Assignee: Oracle International CorporationInventors: Zoran Radovic, Darryl J. Gove, Graham Ricketson Murphy
-
Patent number: 8751769Abstract: Techniques for efficiently generating addresses for pruned interleavers and pruned de-interleavers are described. In an aspect, a linear address may be mapped to an interleaved address for a pruned interleaver by determining the total number of invalid mappings corresponding to the linear address. The linear address may be summed with the total number of invalid mappings to obtain an intermediate address. The interleaved address for the pruned interleaver may then be determined based on a non-pruned interleaver function of the intermediate address. The pruned interleaver may be a pruned bit-reversal interleaver, a pruned Turbo interleaver composed of a bit-reversal function and a linear congruential sequence function, or some other type of interleaver. The total number of invalid mappings may be determined iteratively, and each iteration may be performed in different manners for different types of pruned interleaver.Type: GrantFiled: December 16, 2008Date of Patent: June 10, 2014Assignee: QUALCOMM IncorporatedInventor: Mohammad Mansour
-
Patent number: 8751770Abstract: A semiconductor recording apparatus includes a logical-to-physical conversion table 115 showing correspondence between a physical address of said semiconductor memory and a logical address and writes the table to a flash memory 120. On receiving a write command issued from a host device 200, a block management section 114 selects a physical block with reference to said logical-to-physical conversion table, and updates said logical-to-physical conversion table. A logical-to-physical conversion table initializing section 117 updates a physical address corresponding to each logical address of the logical-to-physical conversion table into an invalid address. Accordingly the apparatus can render the number of rewrites of physical blocks uniform irrespective of writing conditions.Type: GrantFiled: October 6, 2008Date of Patent: June 10, 2014Assignee: Panasonic CorporationInventor: Takeshi Ootsuka
-
Patent number: 8751734Abstract: A predetermined number of erasable blocks positioned at a start of a volume area in a semiconductor memory card are provided so as to include volume management information. A user area following the volume management information includes a plurality of clusters. A size of a partition control area from a master boot record & partition table sector to a partition boot sector is determined so that the plurality of clusters in the user area are not arranged so as to straddle erasable block boundaries. Since cluster boundaries and erasable block boundaries in the user area are aligned, there is no need to perform wasteful processing in which two erasable blocks are erased to rewrite one cluster.Type: GrantFiled: May 21, 2013Date of Patent: June 10, 2014Assignee: Panasonic CorporationInventors: Takuji Maeda, Teruto Hirota
-
Publication number: 20140157083Abstract: A method for data storage includes storing data in a memory that includes one or more memory units, each memory unit including memory blocks. The stored data is compacted by copying at least a portion of the data from a first memory block to a second memory block, and subsequently erasing the first memory block. Upon detecting a failure in the second memory block after copying the portion of the data and before erasure of the first memory block, the portion of the data is recovered by reading the portion from the first memory block.Type: ApplicationFiled: February 5, 2014Publication date: June 5, 2014Applicant: Apple Inc.Inventors: Ofir Shalvi, Naftali Sommer, Uri Perlmutter, Julian Vlaiko, Moshe Neerman
-
Publication number: 20140156967Abstract: A storage device includes a memory and a processor. The processor is configured to store data items for a host in respective logical addresses, to identify a first subset of the logical addresses as frequently-accessed logical addresses and a second subset of the logical addresses as rarely-accessed logical addresses, to manage the frequently-accessed logical addresses separately from the rarely-accessed logical addresses, to receive from the host an indication of one or more logical addresses, which are used for storing data that is identified by the host as having been deleted by a user, and to add the logical addresses indicated by the host to the rarely-accessed logical addresses.Type: ApplicationFiled: December 4, 2012Publication date: June 5, 2014Applicant: APPLE INC.Inventor: Avraham Poza Meir
-
Patent number: 8745351Abstract: A method and system is provided for initializing files such as, for example and without limitation, pre-allocated files or raw device mapping (RDM) files, by delaying initializing file blocks. In accordance with one or more embodiments of the present invention, file blocks are associated with corresponding indicators to track un-initialized blocks.Type: GrantFiled: March 12, 2013Date of Patent: June 3, 2014Assignee: VMware, Inc.Inventors: Daniel J. Scales, Satyam B. Vaghani
-
Patent number: 8745330Abstract: A method for improving replication persistence in a caching appliance structure can begin when a primary catalog service receives a command to instantiate a data partition. The primary catalog service can manage a collective of caching appliances in a networked computing environment. The data partition can include a primary shard and at least one replica shard. The primary shard of the data partition can be stored within a memory space of a first caching appliance. The at least one replica shard of the data partition can be stored within a non-volatile storage space of a second caching appliance. The first and the second caching appliances can be separate physical devices. The memory space of the second caching appliance that could have been used to store the at least one replica shard can be available for storing primary shards for other data partitions, increasing the capacity of the collective.Type: GrantFiled: August 12, 2011Date of Patent: June 3, 2014Assignee: International Business Machines CorporationInventors: Kulvir Singh Bhogal, Nitin Gaur, Christopher Douglas Johnson, Todd Eric Kaplinger
-
Patent number: 8745319Abstract: A flash memory based storage device may utilize magnetoresistive random access memory (MRAM) as at least one of a device memory, a buffer, or high write volume storage. In some embodiments, a processor of the storage device may compare a logical block address of a data file to a plurality of logical block addresses stored in a write frequency file buffer table and causes the data file to be written to the high write volume MRAM when the logical block address of the data file matches at least one of the plurality of logical block addresses stored in the write frequency file buffer table. In other embodiments, upon cessation of power to the storage device, the MRAM buffer stores the data until power is restored, after which the processor causes the buffered data to be written to the flash memory under control of the flash memory controller.Type: GrantFiled: February 13, 2012Date of Patent: June 3, 2014Assignee: Imation Corp.Inventors: Denis J. Langlois, Alan R. Olson
-
Patent number: 8745323Abstract: In accordance with the present disclosure, a system and method for controller independent faulty memory replacement is described. The system includes a system memory component with a system memory component architecture. The system also includes a memory buffer coupled to the system memory component. The memory buffer may include at least one spare memory location corresponding to a faulty memory location of the system memory component. Additionally, the system memory component architecture may receive a read command directed to an address of the system memory component containing the faulty memory location and output, in response to the read command, data corresponding to the address from both the system memory component and the at least one spare memory component.Type: GrantFiled: September 1, 2011Date of Patent: June 3, 2014Assignee: Dell Products L.P.Inventor: Stuart Allen Berke
-
Patent number: 8745331Abstract: A method for improving replication persistence in a caching appliance structure can begin when a primary catalog service receives a command to instantiate a data partition. The primary catalog service can manage a collective of caching appliances in a networked computing environment. The data partition can include a primary shard and at least one replica shard. The primary shard of the data partition can be stored within a memory space of a first caching appliance. The at least one replica shard of the data partition can be stored within a non-volatile storage space of a second caching appliance. The first and the second caching appliances can be separate physical devices. The memory space of the second caching appliance that could have been used to store the at least one replica shard can be available for storing primary shards for other data partitions, increasing the capacity of the collective.Type: GrantFiled: February 24, 2012Date of Patent: June 3, 2014Assignee: International Business Machines CorporationInventors: Kulvir Singh Bhogal, Nitin Gaur, Christopher Douglas Johnson, Todd Eric Kaplinger
-
Patent number: 8745317Abstract: A method comprising: obtaining a value of source data; encoding the value of source data using an encoding process, to thereby obtain an encoded value; calculating a difference value based on the value of source data and the encoded value; mapping the difference value to a multi-digit binary value associated with a voltage level based on a mapping scheme; causing a cell of a multi-level cell memory to store the mapped multi-digit binary value; and causing the encoded value of source data to be stored in the multi-level cell memory.Type: GrantFiled: April 5, 2011Date of Patent: June 3, 2014Assignee: Densbits Technologies Ltd.Inventor: Hanan Weingarten
-
Patent number: 8745349Abstract: A detection module selects logically adjacent first and second control areas of a cluster. The detection module further determines that the first and second control areas satisfy a migration test wherein the first control area has free space exceeding a free threshold, the free space is at least equal to a space requirement for each second control area control interval, and the second control area has fewer control intervals than a control interval threshold. In addition, a copy module copies each second control area control interval to the first control area in response to determining that the first and second control areas satisfy the migration test.Type: GrantFiled: July 12, 2011Date of Patent: June 3, 2014Assignee: International Business Machines CorporationInventors: Douglas L. Lehr, Franklin E. McCune, David C. Reed, Max D. Smith
-
Patent number: 8745353Abstract: The present disclosure describes various techniques resolving block boundary issues and reconstructing logical blocks in a block access storage device when there are resulting mismatches between logical and physical block sizes or alignments, such that logical blocks span multiple physical block boundaries in irregular ways. In one example, a method comprises the following features: receiving logical block addresses that are associated with a sequence of logical blocks; and locating a first portion of a logical block within a first physical block that is stored in a block access storage device based upon a logical block address of the logical block, wherein the logical block is part of the sequence of logical blocks, and wherein at least two logical blocks within the sequence of logical blocks have different sizes.Type: GrantFiled: October 23, 2009Date of Patent: June 3, 2014Assignee: Seagate Technology LLCInventors: Timothy R. Feldman, Wayne H. Vinson, Jonathan W. Haines
-
Publication number: 20140149653Abstract: An apparatus for processing data 2 includes a memory 4 having a plurality of memory regions 28 to 38. A mapping controller 56 applies a variable mapping to map memory addresses of access requests to different regions within the memory 4. The mapping controller varies the mapping applied in dependence upon both one or more memory behavioral parameters indicative of behavioral characteristics of the different regions and one or more access behavioral parameters indicative of behavioral characteristics of an access request to be mapped. The memory behavioral parameters may include the temperature of the regions and/or the refresh period of the regions. The access behavior able parameters may include the quality of service level, the access frequency, the access volume and/or the identity of the source of the access request.Type: ApplicationFiled: November 26, 2012Publication date: May 29, 2014Applicant: ARM LIMITEDInventors: Anirruddha Nagendran UDIPI, Ali SAIDI, Andreas HANSSON, Christopher EMMONS
-
Patent number: 8738887Abstract: A method is described for preserving the flexibility associated with relative memory addressing in programs designed to be stored in read-only memory.Type: GrantFiled: April 24, 2008Date of Patent: May 27, 2014Assignee: Advanced Micro Devices, Inc.Inventors: Balakrishnan Thoppaswamy, Chang-Hwa Lee, Eddie Howard, Eric Lee, Feng Ding, Simon Lian, Vinod Jani, Yevgen Goryachok
-
Patent number: 8737156Abstract: A solution is provided to flexibly choose a combination of flash memory devices to reduce the overall cost of the flash memory devices or increase the overall utilization of the flash memory devices, while satisfying the capacity requirements for the flash memory devices in a system design, wherein a decoding unit is used for determining which flash memory devices will be accessed and re-mapping incoming serial addressing bits, for accessing one flash memory device, into an outgoing serial addressing bits for accessing another flash memory device.Type: GrantFiled: October 22, 2012Date of Patent: May 27, 2014Assignee: ITE Tech. Inc.Inventor: Ching-Min Hou
-
Patent number: 8738889Abstract: Embodiments of an invention for generating multiple address space identifiers per virtual machine to switch between protected micro-contexts are disclosed. In one embodiment, a method includes receiving an instruction requiring an address translation; initiating, in response to receiving the instruction, a page walk from a page table pointed to by the contents of a page table pointer storage location; finding, during the page walk, a transition entry; storing the address translation and one of a plurality of address source identifiers in a translation lookaside buffer, the one of the plurality of address source identifiers based on one of a plurality of a virtual partition identifiers, at least two of the plurality of virtual partition identifiers associated with one of a plurality of virtual machines; and re-initiating the page walk.Type: GrantFiled: October 12, 2012Date of Patent: May 27, 2014Assignee: Intel CorporationInventors: Uday Savagaonkar, Madhavan Parthasarathy, Ravi Sahita, David Durham
-
Patent number: 8738884Abstract: Machines, systems and methods for deploying one or more virtual machines on a host computing system, the method comprising: receiving mapping information from a data storage system, wherein the mapping information associates a first data chunk stored in the data storage system with a unique identifier; utilizing the mapping information to determine whether any copies of the first data chunk have already been loaded into a memory of the host computing system in association with deployment of a first virtual machine or a second virtual machine on the host computing system; and in response to determining that no copies of the first data chunk have already been loaded into the memory: retrieving the first data chunk from the data storage system; loading the first data chunk into the memory; and utilizing the first data chunk to deploy the first virtual machine on the host computing system.Type: GrantFiled: September 12, 2012Date of Patent: May 27, 2014Assignee: International Business Machines CorporationInventors: Michael E. Factor, Kalman Z. Meth
-
Patent number: 8738886Abstract: A processor is disclosed that can map a request from a central processing unit that uses memory-mapped input-output space to a second processing domain, such as a multithreaded processing domain. A request addressed to the input-output space of the central processing unit is converted to a corresponding command that simulates an operation between components in the multithreaded processing domain. The command is executed in the multithreaded processing domain. Information is accessed according to the request in response to executing the command.Type: GrantFiled: February 17, 2004Date of Patent: May 27, 2014Assignee: Intel CorporationInventors: Gilbert Wolrich, Debra Bernstein, Daniel Cutter, Christopher Dolan, Matthew J. Adiletta
-
Patent number: 8738888Abstract: The memory control device according to the present invention includes a command generating unit which divides the memory access request issued by the master into access commands each of which is for one of the memory devices, a command issuing units which issue each of the access commands to the memory devices, a data control unit which switches data between a master and memories, and the command generating unit switch between control for outputting an identical physical address to the memory units and control for outputting different physical addresses to the memory devices, depending on when the physical addresses of the memory devices are identical and when the physical addresses of the memory devices are different, each of the memory devices corresponds to one of the divided access commands.Type: GrantFiled: September 14, 2012Date of Patent: May 27, 2014Assignee: Panasonic CorporationInventors: Takashi Yamada, Daisuke Imoto, Koji Asai, Nobuyuki Ichiguchi, Tetsuji Mochida
-
Patent number: 8730660Abstract: A sticky drive includes a flash storage device and a mounting structure having a stickable surface. The mounting structure is coupled to the flash storage device to enable a user to attach the flash storage device to a user-selected object.Type: GrantFiled: December 1, 2011Date of Patent: May 20, 2014Assignee: Sandisk Technologies Inc.Inventors: Itzhak Pomerantz, Rahav Yairi, Eitan Mardiks, Erez Baum
-
Patent number: 8732702Abstract: Methods and apparatus are disclosed for managing access to data in a data storage system. For example, an apparatus comprises at least one processing platform associated with a distributed virtual infrastructure. The processing platform comprises at least one processing device having a processor coupled to a memory. The processing platform is operative to instantiate a meta data management process that is configured to provide at least one client process with information to allow the client process to perform one or more operations in accordance with one or more data storage devices through a storage area network. The information provided to the client process may comprise one or more data block descriptors. Each of the one or more data block descriptors may comprise path information for at least one of the data storage devices and an offset address in the at least one data storage device.Type: GrantFiled: March 28, 2011Date of Patent: May 20, 2014Assignees: EMC Corporation, VMWARE, Inc.Inventors: Lei Chang, Ziye Yang, Wenbo Mao, Ying He, Junping Du
-
Patent number: 8732431Abstract: The present disclosure includes methods for logical address translation, methods for operating memory systems, and memory systems. One such method includes receiving a command associated with a LA, wherein the LA is in a particular range of LAs and translating the LA to a physical location in memory using an offset corresponding to a number of physical locations skipped when writing data associated with a range of LAs other than the particular range.Type: GrantFiled: March 6, 2011Date of Patent: May 20, 2014Assignee: Micron Technology, Inc.Inventors: Martin L. Culley, Troy A. Manning, Troy D. Larsen
-
Patent number: 8732432Abstract: A system including a write module, a read module, and a signal processing module. The write module is configured to write pilot data, having a first predetermined pattern, in a page of memory cells. The pilot data are interspersed with user data stored in the page. The read module is configured to read the pilot data and to generate pilot signals based on reading the pilot data. The signal processing module is configured to compare the pilot signals and the pilot data, and to estimate, based on a comparison of the pilot signals and the pilot data, a disturbance to the user data.Type: GrantFiled: November 20, 2012Date of Patent: May 20, 2014Assignee: Marvell World Trade, LTD.Inventors: Xueshi Yang, Zining Wu, Pantas Sutardja
-
Patent number: 8725940Abstract: A method begins by a processing module receiving redundant array of independent disks (RAID) data and determining whether to store the RAID data in at least one of a RAID format and in a dispersed storage network (DSN) format. The method continues with the processing module converting at least a portion of the RAID data into at least one set of encoded data slices when the at least a portion of the RAID data is to be stored in the DSN format. The method continues with the processing module outputting the at least one set of encoded data slices to a DSN memory.Type: GrantFiled: December 31, 2010Date of Patent: May 13, 2014Assignee: Cleversafe, Inc.Inventors: Gary W. Grube, Jason K. Resch, Timothy W. Markison
-
Patent number: 8725930Abstract: A command analyzer 160 determines whether or not a first write command after power-on is issued. A new block reserve determinator 170 determines that a new physical block is reserved, in a case where the command analyzer 160 determines that first writing command after power-on is issued and the physical block corresponding to a logical address at which a host device requests transmit is in a written state. At this time, the semiconductor memory device writes data to the new physical block. Thereby, data written before power disconnection does not been destroyed.Type: GrantFiled: December 15, 2009Date of Patent: May 13, 2014Assignee: Panasonic CorporationInventors: Hideaki Yamashita, Takeshi Ootsuka
-
Patent number: 8725984Abstract: In computing environments that use virtual addresses (or other indirectly usable addresses) to access memory, the virtual addresses are translated to absolute addresses (or other directly usable addresses) prior to accessing memory. To facilitate memory access, however, address translation is omitted in certain circumstances, including when the data to be accessed is within the same unit of memory as the instruction accessing the data. In this case, the absolute address of the data is derived from the absolute address of the instruction, thus avoiding address translation for the data. Further, in some circumstances, access checking for the data is also omitted.Type: GrantFiled: September 6, 2012Date of Patent: May 13, 2014Assignee: International Business Machines CorporationInventors: Viktor S. Gyuris, Ali Sheikh, Kirk A. Stewart
-
Patent number: 8725934Abstract: A method and apparatus for storing data packets in two different logical erase blocks pursuant to an atomic storage request is disclosed. Each data packet stored in response to the atomic storage request comprises persistent metadata indicating that the data packet pertains to an atomic storage request. In addition, a method and apparatus for restart recovery is disclosed. A data packet preceding an append point is identified as satisfying a failed atomic write criteria, indicating that the data packet pertains to a failed atomic storage request. One or more data packets associated with the failed atomic storage request are identified and excluded from an index of a non-volatile storage media.Type: GrantFiled: December 22, 2011Date of Patent: May 13, 2014Assignee: Fusion-io, Inc.Inventors: Ashish Batwara, James G. Peterson, Nisha Talagala, Michael Zappe
-
Publication number: 20140129787Abstract: According to one embodiment, a method for a compiler to produce an executable module to be executed by a computer system including a main processor and active memory devices includes dividing source code into code sections, identifying a first code section to be executed by the active memory devices, wherein the first code section is one of the code sections and identifying data structures that are used by the first code section. The method also includes classifying the data structures based on pre-defined attributes, formulating, by the compiler, a storage mapping plan for the data structures based on the classifying and generating, by the compiler, mapping code that implements the storage mapping plan, wherein the mapping code is part of the executable module and wherein the mapping code maps storing of the data structures to storage locations in the active memory devices.Type: ApplicationFiled: November 5, 2012Publication date: May 8, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Tong Chen, John K. O'Brien, Zehra Sura
-
Patent number: 8719503Abstract: A method includes receiving an address at a tag state array of a cache. The cache is configurable to have a first size or a second size that is larger than the first size. The method includes identifying a first portion of the address as a set index and using the set index to locate at least one tag field of the tag state array. The method also includes identifying a second portion of the address to compare to a value stored at the at least one tag field and locating at least one state field of the tag state array associated with a particular tag field that matches the second portion. The method further includes identifying a cache line based on a comparison of a third portion of the address to at least two status bits of the at least one state field and retrieving the cache line.Type: GrantFiled: June 25, 2012Date of Patent: May 6, 2014Assignee: QUALCOMM IncorporatedInventors: Christopher Edward Koob, Ajay Anant Ingle, Lucian Codrescu, Jian Shen
-
Patent number: 8719548Abstract: A method (and structure) of mapping a memory addressing of a multiprocessing system when it is emulated using a virtual memory addressing of another multiprocessing system includes accessing a local lookaside table (LLT) on a target processor with a target virtual memory address. Whether there is a “miss” in the LLT is determined and, with the miss determined in the LLT, a lock for a global page table is obtained.Type: GrantFiled: April 13, 2011Date of Patent: May 6, 2014Assignee: International Business Machines CorporationInventors: Erik Richter Altman, Ravi Nair, John Kevin O'Brien, Kathryn Mary O'Brien, Peter Howland Oden, Daniel Arthur Prener, Sumeda Wasudeo Sathaye
-
Patent number: 8719541Abstract: Method and apparatus for handling page protection faults in combination particularly with the dynamic conversion of binary code executable by a one computing platform into binary code executed instead by another computing platform. In one exemplary aspect, a page protection fault handling unit (196) is used to detect memory accesses; to check page protection information relevant to the detected access by examining the contents of a page descriptor store; and to selectively allow the access or pass on page protection fault information in accordance with the page protection information.Type: GrantFiled: November 11, 2008Date of Patent: May 6, 2014Assignee: International Business Machines CorporationInventors: Simon Murray, Geraint M. North