Error Count Or Rate Patents (Class 714/704)
-
Publication number: 20130346812Abstract: The present disclosure relates to wear leveling memory using error rate. A number of embodiments comprise: programming data to a selected group of a number of groups of memory cells based, at least partially, on a process cycle count corresponding to the selected group; determining an error rate corresponding to the selected group; and adjusting the process cycle count corresponding to the selected group based, at least partially, on the determined error rate corresponding to the selected group.Type: ApplicationFiled: June 22, 2012Publication date: December 26, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Shirish D. Bahirat, Todd A. Marquart
-
Publication number: 20130346811Abstract: A circuit includes a summation circuit for receiving an input data signal and a feedback signal including a previous data bit. The summation circuit is configured to output a conditioned input data signal to a clock and data recovery circuit. A first flip-flop is coupled to an output of the summation circuit and is configured to receive a first set of bits of the conditioned input data signal and a first clock signal having a frequency that is less than a frequency at which the input data signal is received by the first summation circuit. A second flip-flop is coupled to the output of the summation circuit and is configured to receive a second set of bits of the conditioned input data signal and a second clock signal having a frequency that is less than the frequency at which the input data signal is received by the first summation circuit.Type: ApplicationFiled: June 21, 2012Publication date: December 26, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ming-Chieh HUANG, Chan-Hong CHERN, Tao Wen CHUNG, Yuwen SWEI, Chih-Chang LIN, Tsung-Ching HUANG
-
Patent number: 8612825Abstract: A method of data classification for use in a wireless communication system includes obtaining decoder metrics from a decoder. The decoder metrics correspond to data generated by the decoder. The decoder metrics include a symbol error rate (SER) and an energy metric (EM). The method also includes classifying the data into a first category if the data fails a cyclic redundancy check (CRC) check, into a second category if the data passes the CRC check and is determined to be unreliable, or into a third category if the data passes the CRC check and is determined to be reliable. A reliability of the data is determined based on the decoder metrics and an EM threshold.Type: GrantFiled: September 8, 2011Date of Patent: December 17, 2013Assignee: Qualcomm IncorporatedInventors: Prashant Udupa Sripathi, Jittra Jootar, Je Woo Kim, Feng Lu
-
Patent number: 8601330Abstract: A device for repair analysis includes a selection unit and an analysis unit. The selection unit is configured to select a part of the row addresses of a plurality of spare pivot fault cells and a part of the column addresses of the spare pivot fault cells in response to a control code. The analysis unit is configured to generate an analysis signal indicating whether row addresses of a plurality of non-spare pivot fault cells are included in selected row addresses and column addresses of the non-spare pivot fault cells are included in selected column addresses.Type: GrantFiled: December 30, 2010Date of Patent: December 3, 2013Assignee: Hynix Semiconductor Inc.Inventors: Woo-Sik Jeong, Kang-Chil Lee, Jeong-Ho Cho, Kyoung-Shub Lee, Il-Kwon Kang, Sungho Kang, Joo Hwan Lee
-
Patent number: 8595762Abstract: In an interactive broadcasting system, television programming may be broadcast with interleaved web content information. The progress in broadcasting the web content information over one or more transports and over one or more channels within those transports, may be monitored to provide a time based indication of what content has been broadcast. In one embodiment, markers may be inserted into the data transmission flow and a method may be utilized to associate a handle with a particular marker. A method may be called which obtains the handle and another method may be utilized to invoke the handle to obtain current information about broadcast transmissions. This information may be used within a broadcast encoder or may be provided to a content provider, for example, through a log-in server.Type: GrantFiled: September 16, 2011Date of Patent: November 26, 2013Assignee: Intel CorporationInventor: Ramanathan Ramanathan
-
Patent number: 8595389Abstract: A plurality of first performance counter modules is coupled to a plurality of processing cores. The plurality of first performance counter modules is operable to collect performance data associated with the plurality of processing cores respectively. A plurality of second performance counter modules are coupled to a plurality of L2 cache units, and the plurality of second performance counter modules are operable to collect performance data associated with the plurality of L2 cache units respectively. A central performance counter module may be operable to coordinate counter data from the plurality of first performance counter modules and the plurality of second performance modules, the a central performance counter module, the plurality of first performance counter modules, and the plurality of second performance counter modules connected by a daisy chain connection.Type: GrantFiled: January 8, 2010Date of Patent: November 26, 2013Assignee: International Business Machines CorporationInventors: Kristan D. Davis, Kahn C. Evans, Alan Gara, David L. Satterfield
-
Patent number: 8595598Abstract: A system and method for error correction coding is configured to dynamically implement one of a number of error correction coding methods during a transmission of data. The error correction coding method is selected based on a measured bit error rate during the transmission of data. The implementation of the error correction coding method is performed without interrupting the data transmission.Type: GrantFiled: April 9, 2010Date of Patent: November 26, 2013Assignee: STMicroelectronics (Shenzhen) R&D Co., Ltd.Inventor: Zhi Gao
-
Patent number: 8595557Abstract: A method for verifying the accuracy of memory testing software is disclosed. A built-in self test (BIST) fail control function is utilized to generate multiple simulated memory fails at various predetermined locations within a memory array of a memory device. The memory array is then tested by a memory tester. Afterwards, a bit fail map is generated by the logical-to-physical mapping software based on all the memory fails indicated by the memory tester. The bit fail map provides all the fail memory locations derived by the logical-to-physical mapping software. The fail memory locations derived by the logical-to-physical mapping software are then compared to the predetermined memory locations to verify the accuracy of the logical-to-physical mapping software.Type: GrantFiled: February 23, 2005Date of Patent: November 26, 2013Assignee: International Business Machines CorporationInventors: Eric Jasinski, Michael Richard Ouellette, Jeremy Paul Rowland
-
Patent number: 8594245Abstract: A digital broadcasting receiving system and method, where the digital broadcasting receiving system includes: a demodulator receiving and demodulating a dual transmission stream including a turbo stream and a normal stream; an equalizer equalizing the demodulated dual transmission stream; a first processor restoring normal stream data from the equalized dual transmission stream; and a second processor restoring turbo stream data from the equalized dual transmission stream and eraser decoding the turbo stream data. Thus, the reception sensitivity of a transmission stream including a turbo stream can be improved.Type: GrantFiled: August 15, 2006Date of Patent: November 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Yung-pil Yu, Hae-joo Jeong, Eui-jun Park, Joon-soo Kim, Yong-sik Kwon, Jin-Hee Jeong, Yong-deok Chang, Kum-ran Ji, Jong-hun Kim
-
Publication number: 20130311840Abstract: An input bit error ratio estimating method executed by a communication control unit includes a computing, a condition determining, a first input BER estimating, a second input BER estimating, a third input BER estimating, and an input BER estimation result outputting. In the condition determining, the communication control unit determines which of a plurality of conditions set in advance to be narrowed down to one has been established, based on a post-internal decoding residual error detection ratio. Based on the condition that is determined in the condition determining as one that has been established, the communication control unit selects one out of a plurality of processing procedures for estimating the input BER, namely, selects one of the first input BER estimating to the third input BER estimating and executes the selected processing.Type: ApplicationFiled: February 20, 2012Publication date: November 21, 2013Applicant: Mitsubishi Electric CorporationInventors: Yoshikuni Miyata, Kenya Sugihara, Kiyoshi Onohara, Kazuo Kubo, Hideo Yoshida, Takashi Mizuochi
-
Patent number: 8583972Abstract: A method of controlling a nonvolatile semiconductor memory including a plurality of blocks, each one of the plurality of blocks being a unit of data erasing, includes determining a monitored block as a candidate for refresh operation from among the plurality of blocks based on a predetermined condition. The method includes monitoring an error count of data stored in the monitored block and not monitoring an error count of data stored in blocks excluding the monitored block among the plurality of blocks. The method also includes performing the refresh operation on data stored in the monitored block in which the error count is larger than a first threshold value.Type: GrantFiled: June 1, 2012Date of Patent: November 12, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Toshikatsu Hida, Shinichi Kanno, Hirokuni Yano, Kazuya Kitsunai, Shigehiro Asano, Junji Yano
-
Publication number: 20130297979Abstract: The variability of outer code failure rate of memory pages of a solid state memory device can be reduced by selectively grouping the pages included in the outer code words. The data in the page groups are encoded into outer code words which are stored in the memory device. Encoding the data of the page groups and storing the encoded data includes intermittently accumulating an outer code parity as the pages are sequentially stored in the memory device according to a particular order. The pages can be randomly selected for the page groups or can be grouped based on predicted or measured failure rate information. In a memory device having multi-level memory cells, predicting the failure rate of a page can be based on whether the page is a most significant bit (MSB) page or a least significant bit (LSB) page.Type: ApplicationFiled: July 2, 2013Publication date: November 7, 2013Inventor: Bernardo Rub
-
Patent number: 8577291Abstract: A method and system for optimizing data throughput in a Bluetooth communication system is provided. The method may include determining the bit error rate (BER) of a first Bluetooth packet type of a plurality of Bluetooth packet types transmitted at a first power output level by a Bluetooth transmitter and selecting a second packet type from the plurality of Bluetooth packet types in response to determining the bit error rate. The different packet types may comprise DM1, DM3, DM5, DH1, DH3, DH5, HV1, HV2, HV3, 2DH1, 2DH3, 2DH5, 3DH1, 3DH3, and 3DH5 Bluetooth packets. The method may also include estimating the BER from the packet error rate (PER) of the first Bluetooth packet type, where the PER may be computed by comparing a number of packets of said first Bluetooth packet type with good CRCs to a number of packets of said first Bluetooth packet type with bad CRCs.Type: GrantFiled: February 1, 2007Date of Patent: November 5, 2013Assignee: Broadcom CorporationInventor: Siukai Mak
-
Patent number: 8578229Abstract: A high throughput and scalable MIMO detector can use a K-Best detection algorithm to find K combinations of transmit symbols that are likely to be the symbols that were actually transmitted. The K-best MIMO detector can include a plurality of stages, where each stage may correspond to a transmit antenna, and each stage can find K best symbol combinations based on information from a previous stage. To find the new K best symbol combinations, at each stage, a plurality of metrics for potential combinations are computed and sorted by magnitude. The MIMO detector preferably uses a high throughput, merge sorting algorithm to sort the metrics.Type: GrantFiled: September 5, 2012Date of Patent: November 5, 2013Assignee: Marvell International Ltd.Inventors: Yanni Chen, Rajesh Juluri
-
Patent number: 8578222Abstract: A system involves a first SerDes link from a first integrated circuit (IC) to a second IC and a second link from the second IC to the first IC. Power consumption settings in circuitry of the first link are adjusted to control power consumption such that the bit error rate of the first link is maintained in a range, where the lower bound of the range is substantially greater than zero. Power consumption settings in circuitry for the second link are adjusted to control power consumption such that the bit error rate of the second link is maintained in range, where the lower bound of the range is substantially greater than zero. In one example, circuitry in the second IC detects errors in the first link and reports back via the second link. The first IC uses the reported information to determine a bit error rate for the first link.Type: GrantFiled: February 17, 2011Date of Patent: November 5, 2013Assignee: Qualcomm IncorporatedInventors: Dexter T Chun, Jack K Wolf, Jungwon Suh, Tirdad Sowlati
-
Patent number: 8566687Abstract: A receiver receives an inter-symbol correlated (ISC) signal with information symbols and a corresponding parity symbol. Values of information symbols are estimated utilizing parity samples that are generated from the parity symbols. One or more maximum likelihood (ML) decoding metrics are generated for the information symbols. One or more estimations are generated for the information symbols based on the one or more ML decoding metrics. A parity metric is generated for each of the one or more generated estimations of the information symbols. The parity metric is generated by summing a plurality of values of one of the generated estimations to generate a sum, and wrapping the sum to obtain a parity check value that is within the boundaries of a symbol constellation utilized in generating the information symbols.Type: GrantFiled: January 31, 2013Date of Patent: October 22, 2013Assignee: MagnaCom Ltd.Inventor: Amir Eliaz
-
Patent number: 8566484Abstract: A plurality of processing cores, are central storage unit having at least memory connected in a daisy chain manner, forming a daisy chain ring layout on an integrated chip. At least one of the plurality of processing cores places trace data on the daisy chain connection for transmitting the trace data to the central storage unit, and the central storage unit detects the trace data and stores the trace data in the memory co-located in with the central storage unit.Type: GrantFiled: August 21, 2012Date of Patent: October 22, 2013Assignee: International Business Machines CorporationInventors: David L. Satterfield, James C. Sexton
-
Patent number: 8566655Abstract: In a method for operating a communication system having a plurality of nodes which have access to a shared channel, a transmission process for transmitting a message via the channel is monitored for bit errors, and when a bit error occurs, a signaling message is transmitted via the channel in order to signal the bit error. In order to allow communications processes between the nodes to be controlled as a function of a bit error rate of the channel, a signaling rate of the signaling messages is measured and a bit error rate of the channel is determined as a function of the signaling rate.Type: GrantFiled: March 6, 2009Date of Patent: October 22, 2013Assignee: Robert Bosch GmbHInventors: Michael Werner, Bernd Mueller, Carsten Gebauer, Manfred Spraul
-
Patent number: 8561006Abstract: A CAD device according to the embodiments includes means that determines signal transmission time of each signal transmission circuit in an LSI circuit, means that determines an output inversion rate of a flip-flop circuit included in each signal transmission circuit when the flip-flop circuit is exposed to radiation, means that determines a signal transmission circuit that is a critical path, means that calculates a total soft error rate of the LSI circuit on the basis of the signal transmission time, the output inversion rate, and a clock period, and means that, when a predetermined soft error rate is less than the total soft error rate of the LSI circuit as a result of comparison, reducing the total soft error rate of the LSI circuit to the extent possible without changing signal transmission time of the signal transmission circuit, which is a critical path.Type: GrantFiled: March 24, 2008Date of Patent: October 15, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Taiki Uemura, Yoshiharu Tosaka
-
Patent number: 8560897Abstract: A technique for managing hard failures in a memory system employing a locking is disclosed. An error count is maintained for units of memory within the memory system. When the error count indicates a hard failure, the unit of memory is locked out from further use. An arbitrary set of error counters are assigned to record errors resulting from access to the units of memory. Embodiments of the present invention advantageously enable a system to continue reliable operation even after one or more internal hard memory failures. Other embodiments advantageously enable manufacturers to salvage partially failed devices and deploy the devices as having a lower-performance specification rather than discarding the devices, as would otherwise be indicated by conventional practice.Type: GrantFiled: December 7, 2010Date of Patent: October 15, 2013Assignee: International Business Machines CorporationInventors: Miguel Comparan, Mark G. Kupferschmidt, Robert A. Shearer
-
Patent number: 8560927Abstract: Integrated circuits with memory elements may be provided. Integrated circuits may include memory error detection circuitry that is capable of correcting single-bit errors, correcting adjacent double-bit errors, and detecting adjacent triple-bit errors. The memory error detection circuitry may include encoding circuitry that generates parity check bits interleaved among memory data bits. The memory error detection circuitry may include decoding circuitry that is used to generate output data and error signals to indicate whether a correctable soft error or an uncorrectable soft error has been detected. The output data may be written back to the memory elements if a correctable soft error is detected. The memory error detection circuitry may be operable in a pipelined or a non-pipelined mode depending on the desired application.Type: GrantFiled: August 26, 2010Date of Patent: October 15, 2013Assignee: Altera CorporationInventors: Kostas Pagiamtzis, David Lewis
-
Patent number: 8560912Abstract: The error correction capability of block codes can be doubled if error locations are known. Prior art approaches for error location detection always involve adding dedicated redundant data which then are evaluated to yield error location information. The present invention proposes and describes how error location information in the form of clues is derived from given DC control bits that are anyway present in a data stream.Type: GrantFiled: October 28, 2009Date of Patent: October 15, 2013Assignee: Thomson LicensingInventors: Oliver Theis, Xiaoming Chen, Friedrich Timmermann
-
Patent number: 8549366Abstract: The optimization of a refresh cycle is carried out in harmony with the error occurrence state in the memory with the presence of a normal patrol controlling section controlling a normal patrol operation that patrols the memory; an additional patrol controlling section controlling an additional patrol operation that patrols, if a first error in the memory is detected during the normal patrol operation, an error occurring area in which the first error occurs and which is included in the memory; a measuring section (15) measuring, if a second error is detected in the error occurring area during the additional patrol operation, an error frequency representing information of error in the error occurring area; and a refresh cycle adjusting section adjusting the refresh cycle in accordance with the error frequency measured by the measuring section.Type: GrantFiled: January 6, 2010Date of Patent: October 1, 2013Assignee: Fujitsu LimitedInventors: Masanori Higeta, Kenji Suzuki, Takatsugu Sasaki
-
Patent number: 8549362Abstract: A first module calculates a failure occurrence risk index of each data storage area address. A second module calculates a power saving index of each data storage area address. A third module calculates an access speed index per unit data volume necessary to access each data storage area address. A fourth module generates a distribution table that represents the failure occurrence risk index, the power saving index, and the access speed index for each candidate address, with respect to data to be distributed. A fifth module selects a candidate address in the distribution table such that the power saving index and the access speed index meet restricting conditions and the failure occurrence risk index is minimized, and distributes the data to the candidate address.Type: GrantFiled: September 14, 2012Date of Patent: October 1, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kenji Hirohata, Minoru Yonezawa, Chie Morita, Takeichiro Nishikawa, Minoru Nakatsugawa, Minoru Mukai
-
Patent number: 8549384Abstract: Apparatus having corresponding methods and computer-readable media comprise an encoder configured to provide encoded data according to an error correction code; a flash memory interface configured to write the encoded data to a location in flash memory, and to read the encoded data from the location in the flash memory; a decoder configured to decode the encoded data read from the location in the flash memory, and to indicate a number of resulting decode errors; and a retirement module configured to retire the location responsive to a number of resulting decode errors reaching an error threshold T.Type: GrantFiled: June 24, 2010Date of Patent: October 1, 2013Assignee: Marvell International Ltd.Inventors: ChengKuo Huang, Sui-Hung Fred Au, Xueshi Yang, Lau Nguyen
-
Publication number: 20130254603Abstract: Embodiments of the present invention provide a decoding method and a decoding device. The method includes: performing iterative decoding on a multidimensional code to obtain incorrigible code words; determining locations of error bits in the incorrigible code words that are obtained by performing the iterative decoding on the multidimensional code, where the locations of error bits in the incorrigible code words are multidimensional coordinate locations of the error bits in the multidimensional code; correcting error bits of a part of the incorrigible code words in the multidimensional code according to the determined locations of the error bits in the incorrigible code words; and after the error bits of a part of the incorrigible code words in the multidimensional code are corrected, performing iterative decoding on the multidimensional code The embodiments of the present invention are applicable to the field of decoding technologies.Type: ApplicationFiled: April 30, 2013Publication date: September 26, 2013Applicant: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Yang LI, Lili JIN, Yu ZHAO, Zhiyu XIAO
-
Publication number: 20130254604Abstract: Methods and apparatus for estimating received error rates. In one embodiment, the estimation of received error rates is conducted in relation to a bus interface such as a high-speed High-Definition Multimedia Interface (HDMI) interface, and the method utilizes corrupted symbols that violate TMDS symbol rules, the corrupted symbols being easily detected and counted. In one exemplary implementation, a symbol error rate (SER) can be estimated from the number of detected invalid symbols. The SER can be used to diagnose the performance of the HDMI interface, and optionally as a basis for selecting or implementing corrective action(s).Type: ApplicationFiled: May 17, 2013Publication date: September 26, 2013Applicant: Apple Inc.Inventor: Colin Whitby-Strevens
-
Patent number: 8543872Abstract: One embodiment of the present invention relates to a method of detecting potential performance degradation caused by neighboring identical scrambling codes. The method includes detecting an existence of identical scrambling codes in received signals from different cell at the user equipment, and selectively eliminating one or more signals from consideration in processing of received signals based upon the detection. The invention also includes a receiver configured to detect potential performance degradation caused by neighboring identical scrambling codes. The receiver includes a detection component configured to detect an existence of identical scrambling codes in received signals from different base stations at the user equipment, and an elimination component configured to selectively eliminate one or more signals from consideration in processing of received signals based upon the detection by the detection component.Type: GrantFiled: January 24, 2011Date of Patent: September 24, 2013Assignee: Infineon Technologies AGInventors: Juergen Kreuchauf, Thorsten Clevorn
-
Patent number: 8539288Abstract: Systems and methods are provided for determining a successive interference cancellation (SIC) decoding ordering in a multiple input multiple output transmission (MIMO) system with retransmissions. A plurality of codewords is transmitted in a current transmission time. Some of the codewords may have been previously transmitted in previous transmission attempts according to a retransmission protocol. The plurality of codewords is received and an ordering metric is computed for a received codeword based on channels associated with multiple transmission attempts of the codeword. A decoding ordering of the codewords is determined based on the computed ordering metric. Performance parameters such as Packet Error Rate (PER), channel gain, and/or equalizer-output Signal-to-Interference and Noise Ratio (SINR) may be used to evaluate a channel quality for each one of the transmission attempts of the codeword. The ordering metric may be updated recursively with each transmission attempt.Type: GrantFiled: June 22, 2011Date of Patent: September 17, 2013Assignee: Marvell International Ltd.Inventors: Yakun Sun, Jungwon Lee
-
Patent number: 8536888Abstract: An integrated circuit (IC), comprises a receiver on an IC substrate. The receiver is configured to receive a stressed input signal. A built in self test (BIST) circuit is provided on the IC substrate for testing the receiver. The BIST circuit comprises an encoder configured for receiving an input signal and identifying whether a first condition is present, in which two or more consecutive input data bits have the same polarity as each other. An output driver circuit provides the stressed input signal corresponding to the two or more consecutive input data bits. The stressed input signal has an amplitude that is larger when the encoder identifies that the first condition is present and smaller when the encoder identifies that two or more consecutive input data bits have different polarity from each other.Type: GrantFiled: December 30, 2010Date of Patent: September 17, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jinn-Yeh Chien, Hao-Jie Zhan
-
Patent number: 8527818Abstract: An interface with universal serial communication comprises a switching device, a medium device, and a data restoring device for transmitting the data and obtaining the serial communication via one signal line that is inter-strung by afore devices. By simplifying such communication device, the compatibility thereof could be enhanced. Moreover, during the data transmission, computation made by an error coefficient and an error beyond value in the switching device allows the transmitted data to be kept within an acceptable noise value, so that the accuracy of the data could be assured.Type: GrantFiled: September 22, 2011Date of Patent: September 3, 2013Assignee: National Chin-Yi University of TechnologyInventor: Wen-Cheng Pu
-
Patent number: 8527851Abstract: The present invention is a configurable binary BCH encoder having a variable number of errors. The encoder may implement a universal multipole block which may be configured for receiving an error number input, which may include a maximum error number limit for the encoder, and for calculating a plurality of error coefficients based on the error number input. The encoder may be further configured for receiving a plurality of information bits of an information word. The encoder may be further configured for transmitting/outputting a first (ex.—unmodified) subset of the information bits as an encoder output. The encoder may be further configured for calculating a plurality of parity bits based on a second subset of the information bits and the error coefficients. The encoder may be further configured for transmitting/outputting the calculated parity bits as part of the encoder output.Type: GrantFiled: August 4, 2008Date of Patent: September 3, 2013Assignee: LSI CorporationInventors: Alexander E. Andreev, Elyar E. Gasanov, Pavel Aliseychik, Ilya Neznanov, Pavel Panteleev
-
Patent number: 8522088Abstract: A method for transmitting a data block in a wireless communication system and a transmitter are provided. The transmitter transmits the data block to a receiver and generates a retransmission block for the retransmission of the data block if it is determined that the transmission fails. The transmitter determines whether the channel access is performed according to a transmit time of the retransmission block.Type: GrantFiled: May 23, 2012Date of Patent: August 27, 2013Assignee: Electronics and Telecommunications Research InstituteInventors: Yun Joo Kim, Yu Ro Lee, Sok Kyu Lee
-
Patent number: 8519875Abstract: Various embodiments allow for background calibration of channel-to-channel mismatch errors. In certain embodiments calibration is accomplished by comparing the output of I-ADCs against the output of a reference ADC and correlating the difference to a known function to obtain a correction signal that can be used to correct channel-to-channel mismatch errors.Type: GrantFiled: April 10, 2012Date of Patent: August 27, 2013Assignee: Maxim Integrated Products, Inc.Inventors: Matthew Allen Zornig Straayer, Hae-Seung Lee
-
Publication number: 20130219233Abstract: The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for priority based data processing.Type: ApplicationFiled: February 21, 2012Publication date: August 22, 2013Inventors: Fan Zhang, Shaohua Yang, Yang Han, Xuebin Wu, Wu Chang
-
Patent number: 8516314Abstract: Techniques for performing erasure detection and power control for a transmission without error detection coding are described. For erasure detection, a transmitter transmits codewords via a wireless channel. A receiver computes a metric for each received codeword, compares the computed metric against an erasure threshold, and declares the received codeword to be “erased” or “non-erased”. The receiver dynamically adjusts the erasure threshold based on received known codewords to achieve a target level of performance. For power control, an inner loop adjusts the transmit power to maintain a received signal quality (SNR) at a target SNR. An outer loop adjusts the target SNR based on the status of received codewords (erased or non-erased) to achieve a target erasure rate. A third loop adjusts the erasure threshold based on the status of received known codewords (“good”, “bad”, or erased) to achieve a target conditional error rate.Type: GrantFiled: August 9, 2011Date of Patent: August 20, 2013Assignee: QUALCOMM IncorporatedInventors: Arak Sutivong, Avneesh Agrawal, David Jonathan Julian
-
Publication number: 20130205176Abstract: A control channel may be used to transmit control information, such as Downlink Control Information (DCI), to a mobile device from a network component, such as a base station or a base node. The mobile device may use a blind decoding scheme to detect DCIs. A DCI may be falsely detected by the mobile device. According to some embodiments, data that has been decoded by a blind decoder, from buffer data for a candidate control channel, is re-encoded. The re-encoded data is compared to buffer data for the control channel. The decoded data is treated as control information dependent on the comparison of the re-encoded data with the buffer data. In some embodiments, comparing the re-encoded data to the buffer data includes generating a metric as a function of a degree of similarity between the re-encoded data and the buffer data. The metric may be compared to a threshold.Type: ApplicationFiled: June 15, 2012Publication date: August 8, 2013Applicant: RESEARCH IN MOTION LIMITEDInventors: XING QIAN, YANGWEN LIANG, JONATHAN OTTO SWOBODA, PHAT HONG TRAN
-
Patent number: 8504882Abstract: An integrated circuit (“IC”) includes circuitry for use in testing a serial data signal. One such IC includes circuitry for transmitting the serial data signal with optional jitter, optional noise, and/or controllably variable drive strength. One such IC also includes circuitry for receiving the serial data signal and performing a bit error rate (“BER”) analysis in such a signal. Such an IC provides output signals indicative of results of its operations. One such IC operates in various modes to perform or at least emulate functions of an oscilloscope, a bit error rate tester, etc., for testing signals and circuitry with respect to jitter-tolerance, noise-tolerance, etc.Type: GrantFiled: September 17, 2010Date of Patent: August 6, 2013Assignee: Altera CorporationInventors: Peng Li, Masashi Shimanouchi, Sergey Shumarayev, Weiqi Ding, Siriram Narayan, Daniel Tun Lai Chow, Mingde Pan
-
Publication number: 20130198577Abstract: A memory system includes an error checking and correction (ECC) engine configured to perform error checking and correction of data temporarily stored in a first memory array and data read out from the first memory array according to a first method, and perform error checking and correction of data stored in a second memory array after read out from the first memory array and data read out from the second memory array according to a second method, wherein the first method and the second method are selected in response to a control signal having at least a first logic level, and the second method checks and corrects data errors occurring at a higher rate compared the first method.Type: ApplicationFiled: October 10, 2012Publication date: August 1, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Samsung Electronics Co., Ltd.
-
Patent number: 8499217Abstract: Memory devices and/or error control codes (ECC) decoding methods may be provided. A memory device may include a memory cell array, and a decoder to perform hard decision decoding of first data read from the memory cell array by a first read scheme, and to generate output data and error information of the output data. The memory device may also include and a control unit to determine an error rate of the output data based on the error information, and to determine whether to transmit an additional read command for soft decision decoding to the memory cell array based on the error rate. An ECC decoding time may be reduced through such a memory device.Type: GrantFiled: May 14, 2008Date of Patent: July 30, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Hwan Song, Jun Jin Kong, Jae Hong Kim, Kyoung Lae Cho, Sung Chung Park
-
Patent number: 8498365Abstract: Systems and methods are disclosed for detecting temporary high level impairments, such as noise or interference, for example, in a communications channel, and subsequently, mitigating the deleterious effects of the dynamic impairments. In one embodiment, the method not only performs dynamic characterization of channel fidelity against impairments, but also uses this dynamic characterization of the channel fidelity to adapt the receiver processing and to affect an improvement in the performance of the receiver. For example, in this embodiment, the method increases the accuracy of the estimation of the transmitted information, or similarly, increases the probability of making the correct estimates of the transmitted information, even in the presence of temporary severe levels of impairment. The channel fidelity history may also be stored and catalogued for use in, for example, future optimization of the transmit waveform.Type: GrantFiled: November 29, 2011Date of Patent: July 30, 2013Assignee: Broadcom CorporationInventors: Thomas Kolze, Bruce Currivan, Jonathan Min
-
Publication number: 20130185606Abstract: System and methods for proactively refreshing portions of a nonvolatile memory are disclosed. A memory system may proactively refresh a portion of nonvolatile memory based on data associated with the portion. The data may include the time elapsed since the portion was last refreshed, the number of times the portion has been cycled, and the average operating temperature of the nonvolatile memory. A portion of nonvolatile memory meeting certain criteria determined from that data may be proactively refreshed during a downtime when the nonvolatile memory is not otherwise being accessed.Type: ApplicationFiled: January 18, 2012Publication date: July 18, 2013Applicant: APPLE INC.Inventor: Anthony Fai
-
Publication number: 20130170063Abstract: Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes: a data detector circuit, a filter circuit, and a mean squared calculation circuit. The data detector circuit is operable to apply a data detection algorithm to a data set to yield a detected output. The filter circuit is operable to filter the detected output to yield a filtered output. The mean squared calculation circuit is operable to calculate a mean squared error value based at least in part on the data set and the filtered output. A quality indicator is generated at least in part on the mean squared error value.Type: ApplicationFiled: January 3, 2012Publication date: July 4, 2013Inventor: Shaohua Yang
-
Patent number: 8479075Abstract: A system and method for preserving neighborhoods in codes are provided. A method for transmitting information includes receiving an information string to transmit, generating a first address and a second address from the information string, encoding the first address and the second address with a layered code encoder, thereby producing a codeword and transmitting the codeword. The generating is based on a linear block code.Type: GrantFiled: September 3, 2010Date of Patent: July 2, 2013Assignee: FutureWei Technologies, Inc.Inventors: Lizhong Zheng, Yufei Blankenship
-
Patent number: 8479059Abstract: Provided is a radio communication device for performing radio communication with another radio communication device includes a control unit that controls to prepare for data loss during radio communication of transmission data and a transmission unit that transmits the transmission data by radio according to the control of the control unit. One of the radio communication device and the other radio communication device estimates a distance from the other based on a field intensity of a radio signal which is judged to satisfy a certain requirement regarding noise component among received radio signals received from the other of the radio communication device and the other radio communication device. The control unit performs a control of a content according to the distance estimation result.Type: GrantFiled: October 2, 2008Date of Patent: July 2, 2013Assignees: Sony Corporation, Sony Computer Entertainment Inc.Inventors: Michinari Kohno, Kenji Yamane
-
Publication number: 20130166971Abstract: A method and apparatus for encoding channel quality indicator (CQI) and precoding control information (PCI) bits are disclosed. Each of the input bits, such as CQI bits and/or PCI bits, has a particular significance. The input bits are encoded with a linear block coding. The input bits are provided with an unequal error protection based on the significance of each input bit. The input bits may be duplicated based on the significance of each input bit and equal protection coding may be performed. A generator matrix for the encoding may be generated by elementary operation of conventional basis sequences to provide more protection to a most significant bit (MSB).Type: ApplicationFiled: February 13, 2013Publication date: June 27, 2013Applicant: INTERDIGITAL TECHNOLOGY CORPORATIONInventor: INTERDIGITAL TECHNOLOGY CORPORATION
-
Patent number: 8472092Abstract: A document scanner (10) includes an input tray (30) for holding documents (20) prior to imaging; an output tray (150) for holding documents after the documents exit the scanner; an output image capture device (140) for capturing images of the output tray; an image processor for determining characteristics of the output tray or characteristic of the documents after the documents exit the scanner; and scanner functions are modified based on the output tray characteristics or the document characteristics.Type: GrantFiled: August 18, 2010Date of Patent: June 25, 2013Assignee: Eastman Kodak CompanyInventors: David M. Schaertel, Daniel P. Phinney, Marybeth Schmidt, Bruce A. Link, Bruce A. Holroyd
-
Patent number: 8468005Abstract: Mechanisms are provided for controlling a fidelity of a simulation of a computer system. A model of the system is received that has a plurality of components. A representation of the plurality of individual components of the system is generated. A component is assigned to be a fidelity center having a highest possible associated fidelity value. Fidelity values are assigned to each other component in the plurality of individual components based on an affinity of the other component to the fidelity center. The system is simulated based on assigned fidelity values to the components in the plurality of individual components.Type: GrantFiled: August 12, 2010Date of Patent: June 18, 2013Assignee: International Business Machines CorporationInventors: Thomas W. Aarts, Ched D. Hays, Michael C. Hollinger, Jason S. Ma, Jose L. Ortiz, Gundam Raghuswamyreddy
-
Publication number: 20130151912Abstract: A method of correcting stored data includes reading data stored in a portion of a nonvolatile memory. The method includes, for each particular bit position of the read data, updating a count of data error instances associated with the particular bit position in response to detecting that the read data differs from a corresponding reference value of the particular bit position. The reading of the first portion and the updating of the counts of data error instances are performed for a particular number of repetitions. The method includes identifying each bit position having an associated count of data error instances equal to the particular number of repetitions as a recurring error bit position.Type: ApplicationFiled: January 23, 2012Publication date: June 13, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SARAVANAKUMAR SEVUGAPANDIAN
-
Publication number: 20130151911Abstract: An embodiment of a method for decoding is disclosed. For this embodiment of the method, a decoder is limited to a set number of iterations for a decoding sequence. The set number of iterations is selected to be less than an optimal number of iterations for an optimal bit error rate (“BER”) resulting in a BER penalty. Inner loop decoding operations are performed within the decoder for the set number of iterations. Reliability information is output from the decoder to a data slicer. A symbol stream is output from the data slicer responsive to the reliability information.Type: ApplicationFiled: December 7, 2011Publication date: June 13, 2013Applicant: XILINX, INC.Inventors: Christopher H. Dick, Raghavendar M. Rao