Light Responsive Or Combined With Light Responsive Device Patents (Class 257/290)
-
Patent number: 8508014Abstract: According to an aspect of the invention, a solid-state image sensor having a plurality of pixels includes a plurality of lower electrode, a photoelectric conversion layer, an upper electrode, a wiring portion and a plurality of connection portions. The plurality of lower electrodes respectively corresponds to the plurality of pixels. The photoelectric conversion layer is stacked on the lower electrodes. The upper electrode is stacked on the photoelectric conversion layer. The wiring portion supplies, to the upper electrode, a voltage to generate an electric field between the upper electrode and the lower electrode. The plurality of connection portions connects the wiring portion and the upper electrode. The plurality of connection portions are disposed in a circumference region which is a region other than a sensor region in which a plurality of photoelectric conversion elements are arranged. The plurality of connection portions is disposed in a symmetrical arrangement.Type: GrantFiled: November 17, 2010Date of Patent: August 13, 2013Assignee: Fujifilm CorporationInventor: Takuya Takata
-
Patent number: 8501520Abstract: A manufacturing method for a solid-state image sensor, the method comprises the steps of: forming a charge storage region in a photoelectric converting unit by implanting a semiconductor substrate with ions of an impurity of a first conductivity type, using a first mask; heating the semiconductor substrate at a temperature of no less than 800° C. and no more than 1200° C. through RTA (Rapid Thermal Annealing); forming a surface region of the charge storage region by implanting the semiconductor substrate with ions of an impurity of a second conductivity type, using a second a mask; heating the semiconductor substrate at a temperature of no less than 800° C. and no more than 1200° C. through RTA (Rapid Thermal Annealing); and forming an antireflection film that covers the photoelectric converting unit at a temperature of less than 800° C., after the step of forming the surface region, in this order.Type: GrantFiled: February 1, 2010Date of Patent: August 6, 2013Assignee: Canon Kabushiki KaishaInventors: Katsunori Hirota, Akira Ohtani, Kazuaki Tashiro, Yusuke Onuki, Takanori Watanabe, Takeshi Ichikawa
-
Patent number: 8502290Abstract: Embodiments of a process for forming a photodetector region in a CMOS pixel by dopant implantation, the process comprising masking a photodetector area of a surface of a substrate for formation of the photodetector region, positioning the substrate at a plurality of twist angles, and at each of the plurality of twist angles, directing dopants at the photodetector area at a selected tilt angle. Embodiments of a CMOS pixel comprising a photodetector region formed in a substrate, the photodetector region comprising overlapping first and second dopant implants, wherein the overlap region has a different dopant concentration than the non-overlapping parts of the first and second implants, a floating diffusion formed in the substrate, and a transfer gate formed on the substrate between the photodetector and the transfer gate. Other embodiments are disclosed and claimed.Type: GrantFiled: September 13, 2012Date of Patent: August 6, 2013Assignee: OmniVision Technologies, Inc.Inventors: Duli Mao, Hsin-Chih Tai, Vincent Venezia, Yin Qian, Howard E. Rhodes
-
Patent number: 8492804Abstract: A solid-state imaging device includes a substrate having a first surface and a second surface, light being incident on the second surface side; a wiring layer disposed on the first surface side; a photodetector formed in the substrate and including a first region of a first conductivity type; a transfer gate disposed on the first surface of the substrate and adjacent to the photodetector, the transfer gate transferring a signal charge accumulated in the photodetector; and at least one control gate disposed on the first surface of the substrate and superposed on the photodetector, the control gate controlling the potential of the photodetector in the vicinity of the first surface.Type: GrantFiled: November 12, 2010Date of Patent: July 23, 2013Assignee: Sony CorporationInventors: Tetsuji Yamaguchi, Yasushi Maruyama, Takashi Ando, Susumu Hiyama, Yuko Ohgishi
-
Patent number: 8492807Abstract: A tiltable micro-electro-mechanical (MEMS) system lens comprises a microscopic lens located on a front surface of a semiconductor-on-insulator (SOI) substrate and a semiconductor rim surrounding the periphery of the microscopic lens. Two horizontal semiconductor beams located at different heights are provided within a top semiconductor layer. The microscopic lens may be tilted by applying an electrical bias between the lens rim and one of the two semiconductor beams, thereby altering the path of an optical beam through the microscopic lens. An array of tiltable microscopic lenses may be employed to form a composite lens having a variable focal length may be formed. A design structure for such a tiltable MEMS lens is also provided.Type: GrantFiled: December 7, 2009Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: John J. Ellis-Monaghan, Jeffrey P. Gambino, Kirk D. Peterson, Jed H. Rankin
-
Patent number: 8487345Abstract: According to one embodiment, an information recording and reproducing device includes a stacked body. The stacked body includes a first layer, a second layer and a recording layer provided between the first layer and the second layer. The recording layer includes a phase-change material and a crystal nucleus. The phase-change material is capable of reversely changing between a crystal state and an amorphous state by a current supplied via the first layer and the second layer. The crystal nucleus is provided in contact with the phase-change material and includes a crystal nucleus material having a crystal structure identical to a crystal structure of the crystal state of the phase-change material, and a crystal nucleus coating provided on a surface of the crystal nucleus material and having a composition different from a composition of the crystal nucleus material.Type: GrantFiled: September 20, 2010Date of Patent: July 16, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takayuki Tsukamoto, Tsukasa Nakai, Akira Kikitsu, Takeshi Yamaguchi, Sumio Ashida
-
Patent number: 8487350Abstract: An image sensor pixel includes a semiconductor layer, a photosensitive region to accumulate photo-generated charge, a floating node, a trench, and an entrenched transfer gate. The photosensitive region and the trench are disposed within the semiconductor layer. The trench extends into the semiconductor layer between the photosensitive region and the floating node and the entrenched transfer gate is disposed within the trench to control transfer of the photo-generated charge from the photosensitive region to the floating node.Type: GrantFiled: August 20, 2010Date of Patent: July 16, 2013Assignee: OmniVision Technologies, Inc.Inventors: Hidetoshi Nozaki, Tiejun Dai
-
Patent number: 8482001Abstract: An object of the present invention is to provide a semiconductor device having a novel structure in which in a data storing time, stored data can be stored even when power is not supplied, and there is no limitation on the number of writing. A semiconductor device includes a first transistor including a first source electrode and a first drain electrode; a first channel formation region for which an oxide semiconductor material is used and to which the first source electrode and the first drain electrode are electrically connected; a first gate insulating layer over the first channel formation region; and a first gate electrode over the first gate insulating layer. One of the first source electrode and the first drain electrode of the first transistor and one electrode of a capacitor are electrically connected to each other.Type: GrantFiled: December 22, 2010Date of Patent: July 9, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama, Kiyoshi Kato
-
Patent number: 8476699Abstract: A method for producing a semiconductor device includes a step of forming a conductor layer and a first semiconductor layer containing a donor impurity or an acceptor impurity on a first semiconductor substrate; a step of forming a second insulating layer so as to cover the first semiconductor layer; a step of thinning the first semiconductor substrate to a predetermined thickness; a step of forming, from the first semiconductor substrate, a pillar-shaped semiconductor having a pillar-shaped structure on the first semiconductor layer; a step of forming a first semiconductor region in the pillar-shaped semiconductor by diffusing the impurity from the first semiconductor layer; and a step of forming a pixel of a solid-state imaging device with the pillar-shaped semiconductor into which the impurity has been diffused.Type: GrantFiled: March 7, 2012Date of Patent: July 2, 2013Assignee: Unisantis Electronics Singapore Pte. Ltd.Inventors: Fujio Masuoka, Nozomu Harada
-
Patent number: 8471310Abstract: Image sensor arrays may include image sensor pixels each having at least one back-gate-modulated vertical transistor. The back-gate-modulated vertical transistor may be used as a source follower amplifier. An image sensor pixel need not include an address transistor. The image sensor pixel with the back-gate-modulated vertical source follower transistor may exhibit high fill factor, large charge storage capacity, and has as few as two row control lines and two column control lines per pixel. This can be accomplished without pixel circuit sharing. The pixel may also provide direct photo-current sensing capabilities. The ability to directly sense photo-current may facilitate fast adjustment of sensor integration time. Fast adjustment of sensor integration time may be advantageous in automotive and endoscopic applications in which the time available for the correction of integration time is limited.Type: GrantFiled: January 11, 2011Date of Patent: June 25, 2013Assignee: Aptina Imaging CorporationInventor: Jaroslav Hynecek
-
Patent number: 8471254Abstract: A laminate structure and method of manufacture, such as a processed silicon wafer with an overlying layer or cover, includes a first layer or substrate which has a generally-planar region and a peripheral contoured region with falloff from a planar region of the first layer, and a second layer which overlies the first layer and is spaced from the planar region of the first layer a uniform distance by a plurality of uniform spacers, and peripheral spacers located in the peripheral contoured region which extend from the first layer to the second layer to maintain the second layer in the same plane as it extends over the falloff of the peripheral contoured region of the first layer to increase the useable area of the laminate structure. Spherical, deformable and fixed dimension spacers are used.Type: GrantFiled: December 27, 2005Date of Patent: June 25, 2013Assignee: Hana Microdisplay Technologies, Inc.Inventor: Dean Eshleman
-
Publication number: 20130153975Abstract: The invention provides a Silicon Photomultiplier (SiPM). The SiPM includes a plurality of microcells, a nonlinear element integrated in each one of the plurality of microcells, and a trigger line for outputting a summated current of the plurality of microcells, wherein the nonlinear element provides for a separated timing and energy signal.Type: ApplicationFiled: August 12, 2011Publication date: June 20, 2013Applicant: SIEMENS AKTIENGESELLSCHAFTInventors: Debora Henseler, Meinrad Schienle
-
Patent number: 8461635Abstract: The invention relates to a DEPFET transistor (1) for detecting a radio-generated signal charge (2) and for generating an electronic output signal in a manner dependent on the detected signal charge (2) according to a predetermined characteristic curve. The invention provides for the characteristic curve to have a degressive characteristic curve profile in order to combine a high measurement sensitivity in the case of small signal charges (2) with a large measurement range through to large signal charges (2).Type: GrantFiled: October 8, 2008Date of Patent: June 11, 2013Assignee: Max-Planck-Gesellschaft zur Foerderung der Wissenschaften e.V.Inventors: Lothar Strueder, Gerhard Lutz
-
Patent number: 8455886Abstract: A light emitting device is constituted by flip-chip mounting a GaN-based LED chip. The GaN-based LED chip includes a light-transmissive substrate and a GaN-based semiconductor layer formed on the light-transmissive substrate, wherein the GaN-based semiconductor layer has a laminate structure containing an n-type layer, a light emitting layer and a p-type layer in this order from the light-transmissive substrate side, wherein a positive electrode is formed on the p-type layer, the electrode containing a light-transmissive electrode of an oxide semiconductor and a positive contact electrode electrically connected to the light-transmissive electrode, and the area of the positive contact electrode is half or less of the area of the upper surface of the p-type layer.Type: GrantFiled: March 13, 2012Date of Patent: June 4, 2013Assignee: Mitsubishi Chemical CorporationInventors: Takahide Joichi, Hiroaki Okagawa, Shin Hiraoka, Toshihiko Shima, Hirokazu Taniguchi
-
Patent number: 8450780Abstract: Disclosed is a solid-state image sensor including a photoelectric converter, a charge detector, and a transfer transistor. The photoelectric converter stores a signal charge that is subjected to photoelectric conversion. The charge detector detects the signal charge. The transfer transistor transfers the signal charge from the photoelectric converter to the charge detector. In the solid-state image sensor, the transfer transistor includes a gate insulating film, a gate electrode formed on the gate insulating film, a first spacer formed on a sidewall of the gate electrode on a side of the photoelectric converter, and a second spacer formed on another sidewall of the gate electrode on a side of the charge detector. The first spacer is longer than the second spacer.Type: GrantFiled: January 13, 2010Date of Patent: May 28, 2013Assignee: Sony CorporationInventor: Tetsuya Oishi
-
Publication number: 20130127504Abstract: A reset method of an photoelectric conversion device at least including a phototransistor having a first collector, a first base, and a first emitter, and a first field-effect transistor having a first source, a first drain, and a first gate, includes: connecting the first base, and one of the first source and the first drain of the first field-effect transistor by having a common region, or a continuous region, without a base electrode; supplying a base reset potential to the other of the first source and the first drain; and overlapping a time in which a first emitter potential is supplied to the first emitter and a time in which a first ON-potential that turns on the first field-effect transistor is supplied to the first gate.Type: ApplicationFiled: October 31, 2012Publication date: May 23, 2013Applicants: RICOH COMPANY, LTD., National Institute of Advanced Industrial Science and TechnologyInventors: National Institute of Advanced Industrial Science, RICOH COMPANY, LTD.
-
Patent number: 8445983Abstract: A semiconductor device for performing photoelectric conversion of incident light includes a substrate and a well region having different conductivity types. A depletion layer is generated in a vicinity of a junction interface between the substrate and the well region. A first trench has a depth equal to a height up to a top portion of the depletion layer generated on a bottom side of the well region and a width extending to a heavily doped region formed in the well region. A second trench has a depth larger than that of a portion of the depletion layer generated on the bottom side of the well region and a width larger than that of portions of the depletion layer generated on the sides of the well region. The second trench surrounds the first trench so as to confine the depletion layer under the first trench except for a region thereof under the heavily doped region. An insulator is buried into each the first trench and the second trench.Type: GrantFiled: July 20, 2011Date of Patent: May 21, 2013Assignee: Seiko Instruments Inc.Inventors: Atsushi Iwasaki, Hiroaki Takasu
-
Patent number: 8445986Abstract: An image pickup apparatus is provided with plural light receiving areas arranged two-dimensionally, and a vertical scanning circuit comprising plural unit circuit stages arranged in the vertical direction and a horizontal scanning circuit comprising plural unit circuit stages arranged in the horizontal direction, for selecting and reading the plural light receiving areas in succession. The vertical and horizontal scanning circuits are arranged in spaces between the light receiving areas. A crossing area of the vertical and horizontal scanning circuits, in a space between the light receiving areas, is divided into two areas. A unit circuit of the horizontal scanning circuit is provided in one of the two areas. A unit circuit of the vertical scanning circuit is provided in the other of the two areas. In one embodiment, the unit circuits of the vertical scanning circuit and/or of the horizontal scanning circuit are arranged at a constant pitch.Type: GrantFiled: November 29, 2011Date of Patent: May 21, 2013Assignee: Canon Kabushiki KaishaInventor: Tomoyuki Noda
-
Publication number: 20130119240Abstract: In order to achieve a photovoltaic cell and an array of high sensitivity and high dynamic range, there is a need for a photovoltaic cell and an array which are combined so that an amplified photovoltaic element and a selection element are resistant to external noise, and so that the combination is resistant to effects from address selection pulse noise at array readout time. In the present invention, in order to solve the problem, a photovoltaic cell has been configured with a combination of an amplified photovoltaic element (100) and a selection element (10 and the like) which are resistant to external noise, and various means of solution of the combination are provided which are resistant to the effects of address selection pulse noise at array readout time. As a result, a dynamic range of 6 to 7 orders of magnitude for light detection has become possible.Type: ApplicationFiled: July 22, 2011Publication date: May 16, 2013Inventors: Yutaka Hayashi, Yasushi Nagamune, Toshitaka Ota
-
Publication number: 20130119447Abstract: A non-uniform gate dielectric charge for pixel sensor cells, e.g., CMOS optical imagers, and methods of manufacturing are provided. The method includes forming a gate dielectric on a substrate. The substrate includes a source/drain region and a photo cell collector region. The method further includes forming a non-uniform fixed charge distribution in the gate dielectric. The method further includes forming a gate structure on the gate dielectric.Type: ApplicationFiled: January 8, 2013Publication date: May 16, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: International Business Machines Corporation
-
Patent number: 8441085Abstract: An electronic apparatus having a substrate with a bottom gate p-channel type thin film transistor; a resist pattern over the substrate; and a light shielding film operative to block light having a wavelength shorter than 260 nm over at least a channel part of said thin film transistor.Type: GrantFiled: August 3, 2010Date of Patent: May 14, 2013Assignee: Japan Display West Inc.Inventors: Koichi Nagasawa, Takashi Yamaguchi, Nobutaka Ozaki, Yasuhiro Kanaya, Hirohisa Takeda, Yasuo Mikami, Yoshifumi Mutoh
-
Patent number: 8436406Abstract: A solid-state image sensing device includes a plurality of pixels. Each pixel has a photodiode, a first transistor, and a second transistor. The photodiode is constituted by a first-conductivity-type semiconductor region and a second-conductivity-type semiconductor region. The first and second conductivity types are opposite to each other. The first transistor has a first-conductivity-type drain region formed in the second-conductivity-type semiconductor region to transfer signal charge to the drain region. The second transistor has a source region and a drain region which are formed in the second-conductivity-type semiconductor region and which have the first conductivity type. At least one second-conductivity-type potential barrier is provided under the drain region of the first transistor and the source region and/or the drain region of the second transistor.Type: GrantFiled: March 19, 2010Date of Patent: May 7, 2013Assignee: Canon Kabushiki KaishaInventors: Mahito Shinohara, Shunsuke Inoue
-
Patent number: 8436402Abstract: An exposure mask according to an embodiment of the invention includes a first transmission region where a plurality of dots through which light is shielded or transmitted are arrayed into a matrix form having rows and columns and a second transmission region where a plurality of dots through which the light is shielded or transmitted are arrayed into a matrix form having rows and columns and is disposed adjacent to the first transmission region. The dots arrayed in a row or a column of the first transmission region, which is adjacent to the second transmission region, have an area intermediate between areas of dots arrayed on both sides of the row or the column.Type: GrantFiled: March 16, 2011Date of Patent: May 7, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Ken Tomita
-
Patent number: 8426831Abstract: In one an embodiment, there is provided an assembly comprising at least one detector. Each of the at least one detector includes a substrate having a doped region of a first conduction type, a layer of dopant material of a second conduction type located on the substrate, a diffusion layer formed within the substrate and in contact with the layer of dopant material and the doped region of the substrate, wherein a doping profile, which is representative of a doping material concentration of the diffusion layer, increases from the doped region of the substrate to the layer of dopant material, a first electrode connected to the layer of dopant material, and a second electrode connected to the substrate. The diffusion layer is arranged to form a radiation sensitive surface.Type: GrantFiled: February 17, 2012Date of Patent: April 23, 2013Assignee: ASML Netherlands B.V.Inventors: Stoyan Nihtianov, Arie Johan Van Der Sijs, Bearrach Moest, Petrus Wilhelmus Josephus Maria Kemper, Marc Antonius Maria Haast, Gerardus Wilhelmus Petrus Baas, Lis Karen Nanver, Francesco Sarubbi, Antonius Andreas Johannes Schuwer, Gregory Micha Gommeren, Martijn Pot, Thomas Ludovicus Maria Scholtes
-
Patent number: 8421133Abstract: A detector module, in particular for super-resolution satellites, contains a multi-chip carrier. At least one TDI-CCD detector and at least one CMOS chip are arranged on the multi-chip carrier, and are electrically connected to one another. The CMOS chip contains at least the digital output electronics for the TDI-CCD detector.Type: GrantFiled: May 31, 2011Date of Patent: April 16, 2013Assignee: Deutsches Zentrum fuer Luft- und Raumfahrt E.V.Inventor: Andreas Eckardt
-
Patent number: 8421070Abstract: A semiconductor device may include a composite represented by Formula 1 below as an active layer. x(Ga2O3).y(In2O3).z(ZnO)??Formula 1 wherein, about 0.75?x/z?about 3.15, and about 0.55?y/z?about 1.70. Switching characteristics of displays and driving characteristics of driving transistors may be improved by adjusting the amounts of a gallium (Ga) oxide and an indium (In) oxide mixed with a zinc (Zn) oxide and improving optical sensitivity.Type: GrantFiled: January 14, 2011Date of Patent: April 16, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-jung Kim, I-hun Song, Dong-hun Kang, Young-soo Park
-
Patent number: 8415724Abstract: A photoelectric conversion apparatus includes a photoelectric conversion unit with a semiconductor region of a first conduction type, an amplifying transistor, and a contact. The contact supplies, via a semiconductor region of a second conduction type arranged along a side surface and a bottom surface of an element isolation region, a reference voltage to the semiconductor region of the second conduction-type arranged below source and drain regions of the amplifying transistor in a region below a gate electrode of the amplifying transistor.Type: GrantFiled: July 19, 2011Date of Patent: April 9, 2013Assignee: Canon Kabushiki KaishaInventors: Koichiro Iwata, Hidekazu Takahashi
-
Patent number: 8415725Abstract: A solid-state imaging device including: a substrate; a light-receiving part; a second-conductivity-type isolation layer; a detection transistor; and a reset transistor.Type: GrantFiled: May 21, 2008Date of Patent: April 9, 2013Assignee: Sony CorporationInventor: Isao Hirota
-
Patent number: 8409913Abstract: A semiconductor device includes a semiconductor substrate having at least one surface provided with a semiconductor element, wherein the semiconductor substrate includes a region of a first conductivity type, the region being formed in a surface layer portion of the semiconductor substrate; a first diffusion region of a second conductivity type, the first diffusion region having a first impurity concentration and being formed in the surface layer portion, and a pn junction being formed between the first diffusion region and the region of the first conductivity type; and a first metal silicide film formed on part of a portion of the surface corresponding to the first diffusion region.Type: GrantFiled: June 28, 2012Date of Patent: April 2, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Masaya Katayama
-
Patent number: 8410482Abstract: Disclosed in a semiconductor device including a substrate, a first transistor, a second transistor, and a first source electrode and a first drain electrode of the first transistor are arranged along a first direction and a second source electrode and a second drain electrode of the second transistor are arranged in a reverse order of the first source electrode and the first drain electrode along the first direction, the first source electrode and the second source electrode are connected by a source connecting wiring, the first drain electrode and the second drain electrode are connected by a drain connecting wiring, a first gate electrode and a second gate electrode are connected by a gate connecting wiring and the source connecting wiring and the drain connecting wiring are provided at positions except a region overlapped with the first gate electrode, the second gate electrode and the gate connecting wiring.Type: GrantFiled: March 30, 2011Date of Patent: April 2, 2013Assignee: Casio Computer Co., Ltd.Inventors: Kunihiro Matsuda, Hiroshi Matsumoto, Yukikazu Tanaka
-
Publication number: 20130056733Abstract: A sensor includes a substrate, a membrane, first and second spacers arranged on the substrate, a first support structure which is supported, laterally next to the membrane, by the first spacer and contacts a first electrode of a first main side of the membrane which faces the substrate, and a second support structure which is supported, laterally next to the membrane, by the second spacer and contacts a second electrode on a second main side of the membrane which is opposite the first main side, so that the membrane is suspended via the first and second spacers and is electrically connected to contact areas of the substrate.Type: ApplicationFiled: August 24, 2012Publication date: March 7, 2013Inventors: Holger Vogt, Dirk Weiler, Piotr Kropelnicki
-
Publication number: 20130056806Abstract: A unit pixel of an image sensor and a photo detector are disclosed. The photo detector of the present invention can include: a light-absorbing part configured to absorb light by being formed in a floated structure; an oxide film having one surface thereof being in contact with the light-absorbing part; a source being in contact with one side of the other surface of the oxide film and separated from the light-absorbing part with the oxide film therebetween; a drain facing the source so as to be in contact with the other side of the other surface of the oxide film and separated from the light-absorbing part with the oxide film therebetween; and a channel formed between the source and the drain and configured to form flow of an electric current between the source and drain.Type: ApplicationFiled: September 2, 2011Publication date: March 7, 2013Inventor: Hoon Kim
-
Publication number: 20130056807Abstract: A photoelectric converting apparatus has first and third semiconductor layers of a first conductivity type which respectively output signals obtained by photoelectric conversion, and second and fourth semiconductor layers of a second conductivity type supplied with potentials from a potential supplying unit. In the photoelectric converting apparatus, the first, second, third and fourth semiconductor layers are arranged in sequence, the second and fourth semiconductor layers are electrically separated from each other, and the potential to be supplied to the second semiconductor layer and the potential to be supplied to the fourth semiconductor layer are controlled independently from each other.Type: ApplicationFiled: August 27, 2012Publication date: March 7, 2013Applicant: CANON KABUSHIKI KAISHAInventors: Hideo Kobayashi, Tetsunobu Kochi
-
Publication number: 20130056808Abstract: An isolation area that provides additional active area between semiconductor devices on an integrated circuit is described. In one embodiment, the invention includes a complementary metal oxide semiconductor transistor of an image sensor having a source, a drain, and a gate between the source and the drain, the transistor having a channel to couple the source and the drain under the influence of the gate, and an isolation barrier surrounding a periphery of the source and the drain to isolate the source and the drain from other devices, wherein the isolation barrier is distanced from the central portion of the channel.Type: ApplicationFiled: September 7, 2011Publication date: March 7, 2013Inventors: Hsin-Chih Tai, Keh-Chiang Ku, Duli Mao, Vincent Venezia, Gang Chen
-
Patent number: 8390043Abstract: A solid-state imaging device is provided. The solid-state imaging device includes a pixel section, a peripheral circuit section, a silicide blocking layer formed in the pixel section except for part or whole of an area above an isolation portion in the pixel section, and a metal-silicided transistor formed in the peripheral circuit section.Type: GrantFiled: August 9, 2010Date of Patent: March 5, 2013Assignee: Sony CorporationInventor: Keji Tatani
-
Patent number: 8384178Abstract: In a rear surface incidence type CMOS image sensor having a wiring layer 720 on a first surface (front surface) of an epitaxial substrate 710 in which a photodiode, a reading circuit (an n-type region 750 and an n+ type region 760) and the like are disposed, and a light receiving plane in a second surface (rear surface), the photodiode and a P-type well region 740 on the periphery of the photodiode are disposed in a layer structure that does not reach the rear surface (light receiving surface) of the substrate, and an electric field is formed within the substrate 710 to properly lead electrons entering from the rear surface (light receiving surface) of the substrate to the photodiode. The electric field is realized by providing a concentration gradient in a direction of depth of the epitaxial substrate 710. Alternatively, the electric field can be realized by providing a rear-surface electrode 810 or 840 for sending a current.Type: GrantFiled: April 20, 2010Date of Patent: February 26, 2013Assignee: Sony CorporationInventor: Keiji Mabuchi
-
Patent number: 8378396Abstract: A photoelectric conversion device has pixel comprised of a first semiconductor region of a first conductivity type and a second semiconductor region of a second conductivity type disposed in the first semiconductor region. A first diffusion region of the first conductivity type is held at a predetermined potential, covers entirely the first semiconductor region, and covers only a part of an upper portion of the second semiconductor region. A second diffusion region of the second conductivity type covers a part of the upper portion of the second semiconductor region except for the part of the upper portion of the second semiconductor region covered by the first diffusion region. A thick oxide film covers entirely the first diffusion region and covers the upper portion of the second semiconductor region except for the part of the upper portion of the second semiconductor region covered by the second diffusion region.Type: GrantFiled: October 28, 2005Date of Patent: February 19, 2013Assignee: Seiko Instruments Inc.Inventor: Toshihiko Omi
-
Patent number: 8373785Abstract: The present invention includes operational amplifier for an active pixel sensor that detects optical energy and generates an analog output that is proportional to the optical energy. The active pixel sensor operates in a number of different modes including: signal integration mode, the reset integration mode, column reset mode, and column signal readout mode. Each mode causes the operational amplifier to see a different output load. Accordingly, the operational amplifier includes a variable feedback circuit to provide compensation that provides sufficient amplifier stability for each operating mode of the active pixel sensor. For instance, the operational amplifier includes a bank of feedback capacitors, one or more of which are selected based on the operating mode to provide sufficient phase margin for stability, but also considering gain and bandwidth requirements of the operating mode.Type: GrantFiled: November 14, 2011Date of Patent: February 12, 2013Assignee: Broadcom CorporationInventor: Esin Terzioglu
-
Patent number: 8368078Abstract: A thin film transistor array substrate is disclosed. The thin film transistor array substrate includes: gate lines and data lines formed to cross each other in the center of a gate insulation film on a substrate and to define pixel regions; a thin film transistor formed at each intersection of the gate and data lines; a passivation film formed on the thin film transistors; a pixel electrode formed on each of the pixel regions and connected to the thin film transistor through the passivation film; a gate pad connected to each of the gate lines through a gate linker; and a data pad connected to each of the data lines through a data linker. The data pad is formed of a gate pattern, and the data line is formed of a data pattern. The data linker is configured to connect the data pad formed of the gate pattern with the data line formed of the data pattern using a connection wiring.Type: GrantFiled: December 2, 2009Date of Patent: February 5, 2013Assignee: LG Display Co., Ltd.Inventors: Chung Wan Oh, Jae Chang Kwon, Yu Ri Shim, Chang Yeop Shin, Dong Eok Kim
-
Patent number: 8361818Abstract: A method of forming an optical sensor includes the following steps. A substrate is provided, and a read-out device is formed on the substrate. a first electrode electrically connected to the read-out device is formed on the substrate. a photosensitive silicon-rich dielectric layer is formed on the first electrode, wherein the photosensitive silicon-rich dielectric layer comprises a plurality of nanocrystalline silicon crystals. A second electrode is formed on the photosensitive silicon-rich dielectric layer.Type: GrantFiled: September 1, 2010Date of Patent: January 29, 2013Assignee: AU Optronics Corp.Inventors: An-Thung Cho, Chia-Tien Peng, Kun-Chih Lin
-
Patent number: 8358167Abstract: A photo sensing unit used in a photo sensor includes a photo sensing transistor, a storage capacitor, and a switching transistor. The photo sensing transistor receives a light signal for inducing a photo current correspondingly, and a source and a gate thereof are respectively coupled to the first signal source and the second signal source. The storage capacitor stores electrical charges induced by the light signal, one terminal thereof is coupled to drain of the photo sensing transistor, and another terminal thereof is coupled to a low voltage. The switching transistor is controlled by the second signal source for outputting a readout signal from the storage capacitor to the signal readout line. The threshold voltage of the photo transistor is higher than that of the switching transistor.Type: GrantFiled: December 21, 2010Date of Patent: January 22, 2013Assignee: E Ink Holdings Inc.Inventors: Wei-Chou Lan, Sung-Hui Huang, Chia-Chun Yeh, Ted-Hong Shinn
-
Patent number: 8357961Abstract: An organic EL device includes an array substrate including an insulating substrate and an organic EL element which is disposed above the insulating substrate, a sealing substrate which is disposed on that side of the array substrate, which faces the organic EL element, and is attached to the array substrate, a light sensor which is provided in the array substrate and includes a light-sensing part which receives incident light via the sealing substrate, and a light-shield layer which is disposed between the light sensor and the sealing substrate, and includes an opening portion which is formed right above the light-sensing part of the light sensor.Type: GrantFiled: September 29, 2009Date of Patent: January 22, 2013Assignee: Japan Display Central Inc.Inventor: Jun Hanari
-
Publication number: 20130015326Abstract: The semiconductor device includes a plurality of pixels arranged in rows and columns, and first transistors fewer than the number of the plurality of pixels. The plurality of pixels each includes a photodiode and an amplifier circuit. The amplifier circuit holds the accumulated charge and includes at least a second transistor electrically connected to a cathode of the photodiode. The cathode of the photodiode in the pixel in an n-th row and the cathode of the photodiode in the pixel in an (n+1)-th row are electrically connected to the first transistor. The number n is a natural number. The pixel in the n-th row and the pixel in the (n+1)-th row are in an identical column.Type: ApplicationFiled: July 6, 2012Publication date: January 17, 2013Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Hikaru TAMURA
-
Patent number: 8354294Abstract: A method, apparatus and material produced thereby in an amorphous or crystalline form having multiple elements with a uniform molecular distribution of elements at the molecular level.Type: GrantFiled: July 26, 2010Date of Patent: January 15, 2013Inventors: L. Pierre de Rochemont, Alexander J. Kovacs
-
Patent number: 8354660Abstract: In a first aspect, an MIM stack is provided that includes (1) a first conductive layer comprising a first metal-silicide layer and a second metal-silicide layer; (2) a resistivity-switching layer comprising a metal oxide layer formed above the first conductive layer; and (3) a second conductive layer formed above the resistivity-switching layer. A memory cell may be formed from the MIM stack. Numerous other aspects are provided.Type: GrantFiled: March 14, 2011Date of Patent: January 15, 2013Assignee: SanDisk 3D LLCInventors: Deepak Chandra Sekar, Franz Kreupl, Raghuveer S. Makala
-
Patent number: 8354631Abstract: A solid-state image device is provided which includes: a photoelectric conversion portion which obtains a signal charge by photoelectric conversion of incident light; a pixel transistor portion which outputs a signal charge generated by the photoelectric conversion portion; a peripheral circuit portion which is provided at the periphery of a pixel portion including the photoelectric conversion portion and the pixel transistor portion and which has an NMOS transistor and a PMOS transistor; a first stress liner film which has a compressive stress and which is provided on the PMOS transistor; and a second stress liner film which has a tensile stress and which is provided on the NMOS transistor. In the solid-state image device described above, the photoelectric conversion portion, the pixel transistor portion, and the peripheral circuit portion are provided in and/or on a semiconductor substrate.Type: GrantFiled: January 29, 2010Date of Patent: January 15, 2013Assignee: Sony CorporationInventor: Yasushi Tateshita
-
Patent number: 8350266Abstract: A display substrate is provided that can prevent the opening of an upper conduction layer. The display substrate comprises a semiconductor layer pattern formed on a substrate, a data interconnection pattern formed on the semiconductor layer pattern, a protection layer formed on the substrate and the data interconnection pattern, contact holes formed on the substrate to expose at least a portion of an upper surface of the semiconductor pattern and at least a portion of an upper surface of the data interconnection pattern, and contact electrodes formed in the contact holes to be in contact with the exposed upper surfaces of the data interconnection pattern and the semiconductor layer pattern.Type: GrantFiled: October 13, 2010Date of Patent: January 8, 2013Assignee: Samsung Display Co., Ltd.Inventor: Byeong-Jae Ahn
-
Patent number: 8350302Abstract: An organic light emitting display apparatus is disclosed. The organic light emitting display apparatus includes: a substrate, a seal facing the substrate, bonded to the substrate, a display area disposed on the substrate configured to produce an image, a pad area disposed on the substrate, present on at least one side of the display area, an insulating layer directly extending from the display area, formed on the pad area, a first adhesive layer surrounding the display area, which bonds the substrate to the seal, and comprising an organic material, and a second adhesive layer insulated from the pad area by the insulating layer, disposed outside the first adhesive layer, which bonds the substrate to the seal.Type: GrantFiled: November 1, 2010Date of Patent: January 8, 2013Assignee: Samsung Display Co., Ltd.Inventors: Sun-Young Lee, Jong-Hyuk Lee, Yoon-Hyeung Cho, Min-Ho Oh, Byoung-Duk Lee, So-Young Lee
-
Publication number: 20130001661Abstract: Embodiments of a process for forming a photodetector region in a CMOS pixel by dopant implantation, the process comprising masking a photodetector area of a surface of a substrate for formation of the photodetector region, positioning the substrate at a plurality of twist angles, and at each of the plurality of twist angles, directing dopants at the photodetector area at a selected tilt angle. Embodiments of a CMOS pixel comprising a photodetector region formed in a substrate, the photodetector region comprising overlapping first and second dopant implants, wherein the overlap region has a different dopant concentration than the non-overlapping parts of the first and second implants, a floating diffusion formed in the substrate, and a transfer gate formed on the substrate between the photodetector and the transfer gate. Other embodiments are disclosed and claimed.Type: ApplicationFiled: September 13, 2012Publication date: January 3, 2013Applicant: OMNIVISION TECHNOLOGIES, INC.Inventors: Duli Mao, Hsin-Chih Tai, Vincent Venezia, Yin Qian, Howard E. Rhodes
-
Publication number: 20120327032Abstract: Light-sensing apparatuses may include a light sensor transistor and a switching transistor in a light-sensing pixel, the transistors being oxide semiconductor transistors. In the light-sensing apparatus, the light sensor transistor and the switching transistor in the light-sensing pixel may be adjacently formed on one substrate, the switching transistor including a channel material that is relatively less light-sensitive than the light sensor transistor and is stable, and the light sensor transistor includes a channel material that is relatively light-sensitive. The light sensor transistor may include a transparent upper electrode on a surface of a channel, and a negative voltage may be applied to the transparent upper electrode, whereby a threshold voltage shift in a negative voltage direction may be prevented or reduced.Type: ApplicationFiled: March 30, 2012Publication date: December 27, 2012Applicant: Samsung Electronics Co., Ltd.Inventors: Sang-hun JEON, I-hun SONG, Seung-eon AHN, Chang-jung KIM, Young KIM