Stacked Capacitor Patents (Class 257/306)
-
Patent number: 7842991Abstract: A nonvolatile memory device includes at least one switching device and at least one storage node electrically connected to the at least one switching device. The at least one storage node includes a lower electrode, one or more oxygen-deficient metal oxide layers, one or more data storage layers, and an upper electrode. At least one of the one or more metal oxide layers is electrically connected to the lower electrode. At least one of the one or more data storage layers is electrically connected to at least one of the one or more metal oxide layers. The upper electrode is electrically connected to at least one of the one or more data storage layers. A method of manufacturing the nonvolatile memory device includes preparing the at least one switching device and forming the lower electrode, one or more metal oxide layers, one or more data storage layers, and upper electrode.Type: GrantFiled: May 16, 2007Date of Patent: November 30, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Il Cho, Choong-rae Cho, Eun-hong Lee, In-kyeong Yoo
-
Patent number: 7843036Abstract: An apparatus including a capacitor formed between metallization layers on a circuit, the capacitor including a bottom electrode coupled to a metal layer and a top electrode coupled to a metal via wherein the capacitor has a corrugated sidewall profile. A method including forming an interlayer dielectric including alternating layers of dissimilar dielectric materials in a multilayer stack over a metal layer of a device structure; forming a via having a corrugated sidewall; and forming a decoupling capacitor stack in the via that conforms to the sidewall of the via.Type: GrantFiled: August 12, 2008Date of Patent: November 30, 2010Assignee: Intel CorporationInventors: Bruce A. Block, Richard Scott List
-
Publication number: 20100283094Abstract: There are provided a semiconductor device having a vertical transistor and a method of fabricating the same. The method includes preparing a semiconductor substrate having a cell region and a peripheral circuit region. Island-shaped vertical gate structures two-dimensionally aligned along a row direction and a column direction are formed on the substrate of the cell region. Each of the vertical gate structures includes a semiconductor pillar and a gate electrode surrounding a center portion of the semiconductor pillar. A bit line separation trench is formed inside the semiconductor substrate below a gap region between the vertical gate structures, and a peripheral circuit trench confining a peripheral circuit active region is formed inside the semiconductor substrate of the peripheral circuit region. The bit line separation trench is formed in parallel with the column direction of the vertical gate structures.Type: ApplicationFiled: July 21, 2010Publication date: November 11, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Bong-Soo Kim, Kang-Yoon Lee, Dong-Gun Park, Jae-Man Yoon, Seong-Goo Kim, Hyeoung-Won Seo
-
Publication number: 20100276742Abstract: A memory structure has a vertically oriented access transistor with an annular gate region. A transistor is fabricated such that the channel of the transistor extends outward with respect to the surface of the substrate. An annular gate is fabricated around the vertical channel such that it partially or completely surrounds the channel. A buried annular bitline may also be implemented. After the vertically oriented transistor is fabricated with the annular gate, a storage device may be fabricated over the transistor to provide a memory cell.Type: ApplicationFiled: July 12, 2010Publication date: November 4, 2010Inventors: Thomas W. Voshell, Lucien J. Bissey, Kevin G. Duesman
-
Patent number: 7825446Abstract: There is provided a semiconductor device including, a semiconductor substrate having a circuit forming region and a peripheral region, a base insulating film formed over the semiconductor substrate, a capacitor formed of a lower electrode, a capacitor dielectric film made of a ferroelectric material, and an upper electrode in this order over the base insulating film in the circuit forming region, an uppermost interlayer insulating film formed over the capacitor, a seal ring formed over the semiconductor substrate in the peripheral region, the seal ring having a height that reaches at least the upper surface of the interlayer insulating film, and surrounding the circuit forming region, a block film formed over the seal ring and over the interlayer insulating film in the circumference of the seal ring, and an electrode conductor pattern which is formed over the interlayer insulating film in the peripheral region, the electrode conductor pattern having an electrode pad, and having a cross-section exposed to a diType: GrantFiled: July 17, 2008Date of Patent: November 2, 2010Assignee: Fujitsu Semiconductor LimitedInventors: Yasufumi Takahashi, Kenichiro Kajio
-
Patent number: 7825452Abstract: A memory cell, array and device include an active area formed in a substrate with a vertical transistor including a first end disposed over a first portion of the active area. The vertical transistor is formed as an epitaxial post on the substrate surfaces extends from the surface of the substrate, and includes a gate formed around a perimeter of the epitaxial post. A capacitor is formed on the vertical transistor and a buried digit line vertically couples to a second portion of the active area. An electronic system and method for forming a memory cell are also disclosed.Type: GrantFiled: July 27, 2007Date of Patent: November 2, 2010Assignee: Micron Technology, Inc.Inventor: Anton P. Eppich
-
Patent number: 7825451Abstract: The invention includes methods and integrated circuitry. Pillars project outwardly from openings in a first material over individual capacitor storage node locations. Insulative material is deposited over the first material laterally about sidewalls of the projecting pillars, and is anisotropically etched effective to expose underlying first material and leave electrically insulative material received laterally about the sidewalls of the projecting pillars. Openings are formed within a second material to the pillars. The pillars are etched from the substrate through the openings in the second material, and individual capacitor electrodes are formed within the openings in electrical connection with the storage node locations. The individual capacitor electrodes have the anisotropically etched insulative material received laterally about their outer sidewalls. The individual capacitor electrodes are incorporated into a plurality of capacitors. Other implementations and aspects are contemplated.Type: GrantFiled: April 12, 2007Date of Patent: November 2, 2010Assignee: Micron Technology, Inc.Inventor: H. Montgomery Manning
-
Patent number: 7825522Abstract: A device fabricated on a chip is disclosed. The device generally includes (A) a first pattern and a second pattern both created in an intermediate conductive layer of the chip, (B) at least one via created in an insulating layer above the intermediate conductive layer and (C) a first bump created in a top conductive layer above the insulating layer. The first pattern generally establishes a first of a plurality of plates of a first capacitor. The via may be aligned with the second pattern. The first bump may (i) be located directly above the first plate, (ii) establish a second of the plates of the first capacitor, (iii) be suitable for flip-chip bonding and (iv) connect to the second pattern through the via such that both of the plates of the first capacitor are accessible in the intermediate conductive layer.Type: GrantFiled: April 27, 2007Date of Patent: November 2, 2010Assignee: LSI CorporationInventors: Yikui (Jen) Dong, Steven L. Howard, Freeman Y. Zhong, David S. Lowrie
-
Patent number: 7821051Abstract: A damascene MIM capacitor and a method of fabricating the MIM capacitor. The MIN capacitor includes a dielectric layer having top and bottom surfaces; a trench in the dielectric layer, the trench extending from the top surface to the bottom surface of the dielectric layer; a first plate of a MIM capacitor comprising a conformal conductive liner formed on all sidewalls and extending along a bottom of the trench, the bottom of the trench coplanar with the bottom surface of the dielectric layer; an insulating layer formed over a top surface of the conformal conductive liner; and a second plate of the MIM capacitor comprising a core conductor in direct physical contact with the insulating layer, the core conductor filling spaces in the trench not filled by the conformal conductive liner and the insulating layer. The method includes forming portions of the MIM capacitor simultaneously with damascene interconnection wires.Type: GrantFiled: January 23, 2007Date of Patent: October 26, 2010Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Lawrence A. Clevenger, Timothy J. Dalton, Louis C. Hsu
-
Patent number: 7821047Abstract: According to an aspect of the present invention, there is provided a semiconductor apparatus including: a semiconductor substrate; an element isolation region formed in the semiconductor substrate so as to extend in a first direction; a gate electrode formed in the semiconductor substrate so as to extend in a second direction crossing the first direction and to penetrate through the element isolation region; a gate insulating film interposed between the gate electrode and the semiconductor substrate; an interlayer dielectric film formed on the gate electrode; a ferroelectric capacitor including: first and second electrodes disposed on the interlayer dielectric film and a ferroelectric between the first and second electrodes; and first and second semiconductor pillars being in contact respectively with the first and second electrodes.Type: GrantFiled: September 27, 2007Date of Patent: October 26, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Tohru Ozaki
-
Patent number: 7816721Abstract: The invention provides a semiconductor device which is non-volatile, easily manufactured, and can be additionally written. A semiconductor device of the invention includes a plurality of transistors, a conductive layer which functions as a source wiring or a drain wiring of the transistors, and a memory element which overlaps one of the plurality of transistors, and a conductive layer which functions as an antenna. The memory element includes a first conductive layer, an organic compound layer and a phase change layer, and a second conductive layer stacked in this order. The conductive layer which functions as an antenna and a conductive layer which functions as a source wiring or a drain wiring of the plurality of transistors are provided on the same layer.Type: GrantFiled: November 9, 2005Date of Patent: October 19, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hiroko Abe, Yukie Nemoto, Ryoji Nomura, Mikio Yukawa
-
Patent number: 7816762Abstract: The present disclosure provides on-chip decoupling capacitor structures having trench capacitors integrated with planar capacitors to provide an improved overall capacitance density. In some embodiments, the structure includes at least one deep trench capacitor, at least one planar capacitor, and a metal layer interconnecting said deep trench and planar capacitors. In other embodiments, the structure includes at least one deep trench capacitor and a metal layer in electrical communication with the at least one deep trench capacitor. The at least one deep trench capacitor has a shallow trench isolation region, a doped region, an inner electrode, and a dielectric between the doped region and the inner electrode. The dielectric has an upper edge that terminates at a lower surface of the shallow trench isolation region.Type: GrantFiled: August 7, 2007Date of Patent: October 19, 2010Assignee: International Business Machines CorporationInventors: Anil K. Chinthakindi, Eric Thompson
-
Patent number: 7812388Abstract: A trench capacitor and method of forming a trench capacitor. The trench capacitor including: a trench in a single-crystal silicon substrate, a conformal dielectric liner on the sidewalls and the bottom of the trench; an electrically conductive polysilicon inner plate filling regions of the trench not filled by the liner; an electrically conductive doped outer plate in the substrate surrounding the sidewalls and the bottom of the trench; a doped silicon region in the substrate; a first electrically conductive metal silicide layer on a surface region of the doped silicon region exposed at the top surface of the substrate; a second electrically conductive metal silicide layer on a surface region of the inner plate exposed at the top surface of the substrate; and an insulating ring on the top surface of the substrate between the first and second metal silicide layers.Type: GrantFiled: June 25, 2007Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Timothy Wayne Kemerer, Robert Mark Rassel, Steven M Shank, Francis Roger White
-
Publication number: 20100237397Abstract: To provide an active region having first and second diffusion layers positioned at both sides of a gate trench and a third diffusion layer formed on a bottom surface of the gate trench, first and second memory elements connected to the first and second diffusion layers, respectively, a bit line connected to the third diffusion layer, a first gate electrode that covers a first side surface of the gate trench via a gate dielectric film and forms a channel between the first diffusion layer and the third diffusion layer, and a second gate electrode that covers a second side surface of the gate trench via a gate dielectric film and forms a channel between the second diffusion layer and the third diffusion layer. According to the present invention, because separate transistors are formed on both side surfaces of a gate trench, two times of conventional integration can be achieved.Type: ApplicationFiled: March 12, 2010Publication date: September 23, 2010Applicant: Elpida Memory, Inc.Inventor: Hiroyuki Uchiyama
-
Publication number: 20100237396Abstract: Some embodiments include methods of forming capacitors. A first capacitor storage node may be formed within a first opening in a first sacrificial material. A second sacrificial material may be formed over the first capacitor storage node and over the first sacrificial material, and a retaining structure may be formed over the second sacrificial material. A second opening may be formed through the retaining structure and the second sacrificial material, and a second capacitor storage node may be formed within the second opening and against the first storage node. The first and second sacrificial materials may be removed, and then capacitor dielectric material may be formed along the first and second storage nodes. Capacitor electrode material may then be formed along the capacitor dielectric material. Some embodiments include methods of forming DRAM unit cells, and some embodiments include DRAM unit cell constructions.Type: ApplicationFiled: March 23, 2009Publication date: September 23, 2010Inventor: John Kennedy
-
Patent number: 7800197Abstract: The present invention relates to a semiconductor device and a method of manufacture thereof, being capable of improving the high integration by increasing a cell region while securing the reliability of device and the process margin through forming a cell region and a core region with the stacking structure.Type: GrantFiled: June 5, 2008Date of Patent: September 21, 2010Assignee: Hynix Semiconductor Inc.Inventors: Yun Taek Hwang, Kwang Yong Lim
-
Publication number: 20100232212Abstract: A semiconductor structure of an array of dynamic random access memory cells. The structure includes: a first fin of a first split-gate fin-type field effect transistor (FinFET) device on a substrate; a second fin of a second split-gate fin-type field effect transistor (FinFET) device on the substrate; and a back-gate associated with the first fin and the second fin. The back-gate influences a threshold voltage of the first fin and a threshold voltage of the second fin.Type: ApplicationFiled: August 10, 2009Publication date: September 16, 2010Applicant: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Publication number: 20100230737Abstract: A method for manufacturing a semiconductor device comprises forming a first layer on an impurity diffusion region in a semiconductor substrate by a selective epitaxial growth method, forming a second layer on the first layer by the selective epitaxial growth method, forming a contact hole penetrating an interlayer insulating film in a thickness direction thereof and reaching the second layer, and filling a conductive material into the contact hole to form a contact plug including the first and second layers and the conductive material.Type: ApplicationFiled: February 24, 2010Publication date: September 16, 2010Applicant: Elpida Memory, Inc.Inventor: Keiji Kuroki
-
Patent number: 7795657Abstract: A semiconductor memory device includes a memory cell portion, the memory cell portion including a ferroelectric capacitor and a memory cell transistor, the ferroelectric capacitor including a first electrode film on a semiconductor substrate, a second electrode film over the first electrode film, and a ferroelectric film between the first and second electrode films, and the memory cell transistor including a source and a drain between the first and second electrode films, wherein either the source or the drain connects to the first electrode film, and the other of the source or the drain connects to the second electrode film.Type: GrantFiled: July 2, 2007Date of Patent: September 14, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Osamu Hidaka
-
Patent number: 7795662Abstract: A semiconductor memory device has a first interlayer insulating film formed on a semiconductor substrate and having a capacitor opening portion provided in the film, and a capacitance element formed over the bottom and sides of the capacitor opening portion and composed of a lower electrode, a capacitance insulating film, and an upper electrode. A bit-line contact plug is formed through the first interlayer insulating film. At least parts of respective upper edges of the lower electrode, the capacitance insulating film, and the upper electrode at a side facing the bit-line contact plug are located below the surface of the first interlayer insulating film, the lower electrode, the capacitance insulating film, and the upper electrode being located over the sides of the capacitor opening portion. The upper electrode is formed over only the bottom and sides of the capacitor opening portion.Type: GrantFiled: July 11, 2007Date of Patent: September 14, 2010Assignee: Panasonic CorporationInventors: Hideyuki Arai, Takashi Nakabayashi
-
Patent number: 7795660Abstract: A capacitor structure includes: a number of conductive regions of metallic and/or semiconducting materials and/or conductive metal compounds thereof, the conductive regions being arranged as stacked layers in a trench structure of a semiconductor device; and a dielectric surrounding the conductive regions.Type: GrantFiled: September 12, 2005Date of Patent: September 14, 2010Assignee: Infineon Technologies AGInventors: Anton Mauder, Hans-Joachim Schulze, Helmut Strack
-
Patent number: 7791124Abstract: A bottle shaped trench for an SOI capacitor is formed by a simple processing sequence. A non-conformal dielectric layer with an optional conformal dielectric diffusion barrier layer underneath is formed on sidewalls of a deep trench. Employing an isotropic etch, the non-conformal dielectric layer is removed from a bottom portion of the deep trench, leaving a dielectric spacer covering sidewalls of the buried insulator layer and the top semiconductor layer. The bottom portion of the deep trench is expanded to form a bottle shaped trench, and a buried plated is formed underneath the buried insulator layer. The dielectric spacer may be recessed during formation of a buried strap to form a graded thickness dielectric collar around the upper portion of an inner electrode. Alternately, the dielectric spacer may be removed prior to formation of a buried strap.Type: GrantFiled: May 21, 2008Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Herbert L. Ho, Paul C. Parries, Geng Wang
-
Patent number: 7786523Abstract: A transistor formed on a semiconductor substrate has a gate electrode formed via a gate insulating film and first and second diffusion layers formed in the semiconductor substrate, the first and second diffusion layers being positioned at both sides of the gate electrode. A first electrode is connected to the first diffusion layer of the transistor. A capacitor insulating film formed on the first electrode is formed of a silicon oxide film containing a substrate which is faster than Cu in diffusion velocity and which more readily reacts with oxygen than Cu does. A second electrode formed on the capacitor insulating film is formed of one of a Cu layer and another Cu layer containing the substance.Type: GrantFiled: November 16, 2009Date of Patent: August 31, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Yumi Hayashi, Hayato Nasu, Kazumichi Tsumura, Takamasa Usui, Hiroyoshi Tanimoto
-
Publication number: 20100213524Abstract: A semiconductor memory device includes a plurality of active pillars protruding from a semiconductor substrate, a first gate electrode disposed on at least one sidewall of the active pillar, a first gate insulating layer being disposed between the active pillar and the first gate electrode, a second gate electrode disposed on at least one sidewall of the active pillar over the first gate electrode, a second gate insulating layer being disposed between the active pillar and the second gate electrode, first and second body regions in the active pillar adjacent to respective first and second respective electrodes, and first through third source/drain regions in the active pillar arranged alternately with the first and second body regions.Type: ApplicationFiled: February 24, 2010Publication date: August 26, 2010Inventors: Sanghun Jeon, Jongwook Lee, Jong-Hyuk Kang, Heungkyu Park
-
Publication number: 20100213525Abstract: The present invention provides a semiconductor storage device having a memory cell section and a peripheral circuit section each formed using one or more MOS transistors, comprising: a substrate; a dielectric film on the substrate; and a planar semiconductor layer formed on the on-substrate dielectric layer, wherein: the at least one MOS transistor in the memory cell section comprises a selection transistor, the at least one MOS transistor in the peripheral circuit section comprises a first MOS transistor and a second MOS transistor which are different in conductivity type from each other, the first MOS transistor includes a first lower drain or source region formed in the planar semiconductor layer, a first pillar-shaped semiconductor layer formed on the planar semiconductor layer, a first upper source or drain region formed in an upper portion of the first pillar-shaped semiconductor layer, and a first gate electrode formed such that the first gate electrode surrounds a sidewall of the first pillar-shaped sType: ApplicationFiled: February 11, 2010Publication date: August 26, 2010Applicant: Unisantis Electronics (Japan) Ltd.Inventors: Fujio Masuoka, Shintaro Arai
-
Patent number: 7781820Abstract: The semiconductor memory device includes: an interlayer insulating film that is formed on a semiconductor substrate; an insulating film that is formed on the interlayer insulating film and has a cylinder hole; and a capacitor that has an impurity-containing silicon film, a lower metal electrode, a capacitive insulating film and an upper electrode, which are formed so as to cover a bottom and a side of the cylinder hole, wherein the cylinder hole extends through the insulating film so as to expose an end side of the contact plug, the end side facing opposite from the source electrode; and the impurity-containing silicon film has a silicide layer near an interface between the impurity-containing silicon film and the lower metal electrode, the silicide layer being produced by a reaction of impurity-containing silicon included in the impurity-containing silicon film with metal included in the lower metal electrode.Type: GrantFiled: January 22, 2008Date of Patent: August 24, 2010Assignee: Elpida Memory, Inc.Inventor: Shigeru Sugioka
-
Patent number: 7781819Abstract: Provided are a semiconductor device and a method of fabricating the same. The semiconductor device includes an insulating layer that is formed on a supporting layer and has a contact hole. A first contact plug is formed on an inner wall and bottom of the contact hole. A second contact plug buries the contact hole and is formed on the first contact plug. A conductive layer is connected to the first contact plug and the second contact plug. The bottom thickness of the first contact plug formed on the bottom of the contact hole is thicker than the inner wall thickness of the first contact plug formed on the inner wall of the contact hole.Type: GrantFiled: November 13, 2008Date of Patent: August 24, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Wan-don Kim, Jin-yong Kim, Yong-suk Tak, Jung-hee Chung, Ki-chul Kim, Oh-seong Kwon
-
Publication number: 20100200901Abstract: A semiconductor memory device including a plurality of supports extending parallel to each other in a first direction on a semiconductor substrate, and capacitor lower electrode rows including a plurality of capacitor lower electrodes arranged in a line along the first direction between two adjacent supports from among the plurality of supports, each capacitor lower electrode including outside walls, wherein each of the capacitor lower electrodes includes two support contact surfaces on the outside walls of the capacitor lower electrode, the support contact surfaces respectively contacting the two adjacent supports from among the plurality of supports.Type: ApplicationFiled: October 28, 2009Publication date: August 12, 2010Inventor: Gil-sub Kim
-
Publication number: 20100193853Abstract: Methods of forming semiconductor devices that include one or more container capacitors include anchoring an end of a conductive member to a surrounding lattice material using an anchor material, which may be a dielectric. The anchor material may extend over at least a portion of an end surface of the conductive member, at least a portion of the lattice material, and an interface between the conductive member and the lattice material. In some embodiments, the anchor material may be formed without significantly covering an inner sidewall surface of the conductive member. Furthermore, in some embodiments, a barrier material may be provided over at least a portion of the anchor material and over at least a portion of an inner sidewall surface of the conductive member. Novel semiconductor devices and structures are fabricated using such methods.Type: ApplicationFiled: February 4, 2009Publication date: August 5, 2010Applicant: MICRON TECHNOLOGY, INC.Inventors: Brett Busch, Kevin R. Shea, Thomas A. Figura
-
Patent number: 7768049Abstract: Integrated memory circuits, key components in thousands of electronic and computer products, have been made using ferroelectric materials, which offer faster write cycles and lower power requirements than some other materials. However, the present inventors have recognized, for example, that conventional techniques for working with the polymers produce polymer layers with thickness variations that compromise performance and manufacturing yield. Accordingly, the present inventors devised unique methods and structures for polymer-based ferroelectric memories. One exemplary method entails forming an insulative layer on a substrate, forming two or more first conductive structures, with at least two of the first conductive structures separated by a gap, forming a gap-filling structure within the gap, and forming a polymer-based ferroelectric layer over the gap-filling structure and the first conductive structures. In some embodiments, the gap-filling structure is a polymer, a spin-on-glass, or a flow-fill oxide.Type: GrantFiled: August 30, 2005Date of Patent: August 3, 2010Assignee: Micron Technology, Inc.Inventors: Vishnu K. Agarwal, Howard E. Rhodes
-
Patent number: 7768014Abstract: As for a memory element implemented in a semiconductor device typified by an RFID, it is an object of the present invention to reduce manufacturing steps and to provide a memory element and a memory circuit having the element with reduced cost. It is a feature of the present invention that a memory element sandwiched between electrodes has an organic compound, and an electrode connected to a semiconductor element controlling the memory element functions as an electrode of the memory element. In addition, an extremely thin semiconductor film formed on an insulated surface is used for the memory element; therefore cost can be reduced.Type: GrantFiled: January 24, 2006Date of Patent: August 3, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Yoshinobu Asami
-
Patent number: 7768114Abstract: A semiconductor package includes a semiconductor chip having a circuit section. A first chip selection electrode passes through a first position of the semiconductor chip, and the first chip selection electrode has a first resistance and outputs a first signal. A second chip selection electrode passes through a second position of the semiconductor chip, and the second chip selection electrode has a second resistance greater than the first resistance and outputs a second signal. A signal comparison part is formed in the semiconductor chip and is electrically connected to the first and second chip selection electrodes. The signal comparison part compares the first signal applied from the first chip selection electrode to the second signal applied from the second chip selection electrode and outputs a chip selection signal to the circuit section depending upon the result of the comparison.Type: GrantFiled: September 10, 2008Date of Patent: August 3, 2010Assignee: Hynix Semiconductor Inc.Inventor: Bok Kyu Choi
-
Publication number: 20100187589Abstract: Devices and methods for preventing capacitor leakage caused by sharp tip. The formation of sharp tip is avoided by a thicker bottom electrode which fully fills a micro-trench that induces formation of the sharp tip.Type: ApplicationFiled: April 2, 2010Publication date: July 29, 2010Inventor: Kuo-Chi TU
-
Publication number: 20100187588Abstract: Provided is a semiconductor memory device including cylinder type storage nodes and a method of fabricating the semiconductor memory device. The semiconductor memory device includes: a semiconductor substrate including switching devices; a recessed insulating layer including storage contact plugs therein, wherein the storage contact plugs are electrically connected to the switching devices and the recessed insulating layer exposes at least some portions of upper surfaces and side surfaces of the storage contact plugs. The semiconductor device further includes cylinder type storage nodes each having a lower electrode. The lower electrode contacting the at least some portions of the exposed upper surfaces and side surfaces of the storage node contact plugs.Type: ApplicationFiled: August 7, 2009Publication date: July 29, 2010Inventors: Gil-Sub KIM, Won Mo PARK, Seong Ho KIM, Dong Kwan YANG
-
Patent number: 7763924Abstract: A dynamic random access memory structure includes a recessed-gate transistor disposed in the substrate; a trench capacitor structure disposed in the substrate and electrically connected to a first source/drain of the recessed-gate transistor; a first conductive structure disposed on and contacting the trench capacitor structure; a stack capacitor structure disposed on and contacting the first conductive structure, wherein a bottom electrode of the trench capacitor structure and a top electrode of the stack capacitor structure are electrically connected to serve as a common electrode; and a bit line disposed above a second source/drain of the recessed-gate transistor and electrically connected to the second source/drain, wherein the top of the bit line is lower than the top of the gate conductive layer of the recessed-gate transistor.Type: GrantFiled: October 2, 2008Date of Patent: July 27, 2010Assignee: Nanya Technology Corp.Inventor: Wen-Kuei Huang
-
Patent number: 7759717Abstract: A capacitor includes a first capacitor electrode which includes conductive metal. A second capacitor electrode is spaced from the first capacitor electrode. A capacitor dielectric region is received between the first and second capacitor electrodes. Such region comprising a first portion oxide material of a first density over the first capacitor electrode, and a second portion oxide material of a second density received over the first portion. The oxide-comprising material of the first portion and the oxide-comprising material of the second portion are the same in chemical composition and the second density is greater than the first density.Type: GrantFiled: February 27, 2006Date of Patent: July 20, 2010Assignee: Micron Technology, Inc.Inventors: Vishwanath Bhat, Chris M. Carlson, F. Daniel Gealy
-
Patent number: 7759247Abstract: This invention provides a semiconductor device and a manufacturing method thereof which can minimize deterioration of electric characteristics of the semiconductor device without increasing an etching process. In the semiconductor device of the invention, a pad electrode layer formed of a first barrier layer and an aluminum layer laminated thereon is formed on a top surface of a semiconductor substrate. A supporting substrate is further attached on the top surface of the semiconductor substrate. A second barrier layer is formed on a back surface of the semiconductor substrate and in a via hole formed from the back surface of the semiconductor substrate to the first barrier layer. Furthermore, a re-distribution layer is formed in the via hole so as to completely fill the via hole or so as not to completely fill the via hole. A ball-shaped terminal is formed on the re-distribution layer.Type: GrantFiled: July 3, 2007Date of Patent: July 20, 2010Assignee: Sanyo Electric Co., Ltd.Inventors: Kojiro Kameyama, Akira Suzuki, Yoshio Okayama
-
Patent number: 7755125Abstract: A semiconductor device includes a ferroelectric capacitor formed above the lower interlevel insulating film covering a MOS transistor formed on a semiconductor substrate, including lamination of a lower electrode, an oxide ferroelectric film, a first upper electrode made of conductive oxide having a stoichiometric composition AOx1 and an actual composition AOx2, a second upper electrode made of conductive oxide having a stoichiometric composition BOy1 and an actual composition BOy2, where y2/y1>x2/x1, and a third upper electrode having a composition containing metal of the platinum group; and a multilayer wiring structure formed above the lower ferroelectric capacitor, and including interlevel insulating films and wirings. Abnormal growth and oxygen vacancies can be prevented which may occur when the upper electrode of the ferroelectric capacitor is made of a conductive oxide film having a low oxidation degree and a conductive oxide film having a high oxidation degree.Type: GrantFiled: December 14, 2006Date of Patent: July 13, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Wensheng Wang
-
Patent number: 7754606Abstract: A method and apparatus if provided for shielding a capacitor structure formed in a semiconductor device. In a capacitor formed in an integrated circuit, one or more shields are disposed around layers of conductive strips to shield the capacitor. The shields confine the electric fields between the limits of the shields.Type: GrantFiled: October 31, 2007Date of Patent: July 13, 2010Assignee: Black Sand Technologies, Inc.Inventors: Susanne A. Paul, Timothy J. Dupuis, Ali M. Niknejad
-
Publication number: 20100171160Abstract: A semiconductor memory includes a DRAM having, as seen in planar view, a first bit line and a second bit line formed on a first active area, a first cell contact formed on the first active area, and a first capacitor contact formed on the first cell contact and which is connected to a capacitor. As seen in planar view, the first cell contact is positioned closer to the second bit line than to the first bit line, and the first capacitor contact is formed offset in a direction approaching the first bit line with respect to the first cell contact.Type: ApplicationFiled: January 5, 2010Publication date: July 8, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Nobuyuki KATSUKI
-
Patent number: 7750383Abstract: According to an aspect of the present invention, there is provided a semiconductor apparatus including a semiconductor substrate, a transistor formed on the semiconductor substrate, an insulating film disposed on the semiconductor substrate, a ferroelectric capacitor and an upper mask. The ferroelectric capacitor includes a lower electrode disposed on the insulating film, a ferroelectric film disposed on the lower electrode and an upper electrode disposed on the ferroelectric film. The upper mask includes a hard mask disposed on the upper electrode and a sidewall mask disposed on at least part of a sidewall of the hard mask.Type: GrantFiled: September 20, 2007Date of Patent: July 6, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Hiroyuki Kanaya
-
Patent number: 7750387Abstract: Disclosed are a semiconductor device and method of fabricating the same. The semiconductor device includes a floating gate on a semiconductor layer; a first contact on the floating gate; a MIM capacitor including a lower electrode, an insulating layer, and an upper electrode on the first contact; a second contact on a drain region of the semiconductor layer; a metal island on the second contact; a via on the metal island; and a bit line on the via.Type: GrantFiled: December 8, 2008Date of Patent: July 6, 2010Assignee: Dongbu Hitek Co., Ltd.Inventor: Sung Kun Park
-
Patent number: 7750485Abstract: According to the method for manufacturing a semiconductor device, a surface of a lower insulating film (55) is planarized by CMP or the like, and an upper insulating film (56) and a protective metal film (59) are formed on the lower insulating film (55). Accordingly, the upper insulating film (56) and the protective metal film (59) are formed in such a manner they have an excellent coverage and the water/hydrogen blocking capability of the upper insulating film (56) and the protective metal film (59) is maximized.Type: GrantFiled: January 7, 2008Date of Patent: July 6, 2010Assignee: Fujitsu Semiconductor LimitedInventors: Makoto Takahashi, Kouichi Nagai
-
Patent number: 7745865Abstract: Devices and methods for preventing capacitor leakage caused by sharp tip. The formation of sharp tip is avoided by a thicker bottom electrode which fully fills a micro-trench that induces formation of the sharp tip. Alternatively, formation of the sharp tip can be avoided by recessing the contact plug to substantially eliminate the micro-trench.Type: GrantFiled: July 20, 2005Date of Patent: June 29, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Kuo-Chi Tu
-
Patent number: 7745867Abstract: A capacitor under bitline DRAM memory cell and method for its fabrication provides a high density memory cell with the capacitor formed in the PMD layer. The memory cell utilizes several variations of storage contact pillar structures as, for example, a storage plate of the memory cell capacitor formed within a trench in the PMD layer. This capacitor plate structure is overlaid with a capacitor dielectric layer which is overlaid with another conductive layer, for example, the M1 layer to form the other capacitor plate. An access transistor formed between substrate active regions and a word line, is in electrical communication with a bit line contact, the storage contact capacitor plate, and the word line respectively. The high density memory cell benefits from the simple standard processes common to logic processes, and in one embodiment requiring only one additional masking step.Type: GrantFiled: March 5, 2008Date of Patent: June 29, 2010Assignee: Texas Instruments IncorporatedInventor: Theodore W. Houston
-
Patent number: 7745866Abstract: A semiconductor device includes a capacitor which has: a lower electrode formed along an opening provided above a semiconductor substrate to have a concave cross section; a capacitor insulating film formed on the inner and top surfaces of the lower electrode; and an upper electrode formed on the capacitor insulating film. The upper electrode includes: a first conductive film formed on the inner surface of the capacitor insulating film and filling the opening; and a second conductive film formed to extend from the top surface of the first conductive film to the top surface of the capacitor insulating film.Type: GrantFiled: October 12, 2007Date of Patent: June 29, 2010Assignee: Panasonic CorporationInventor: Yoshiyuki Shibata
-
Patent number: 7745864Abstract: A semiconductor device includes a semiconductor substrate divided into a cell array region, a core region, and a peripheral region. Bit lines are formed in the respective regions. Storage node contact plugs are formed in the cell array region, and blocking patterns are simultaneously formed around the bit lines of the core region and the peripheral region. Capacitors are formed in the cell array region to come into contact with the storage node contact plugs, and metal contact plugs are formed to come into contact with the capacitors of the cell array region and the bit lines of the core region and the peripheral region. In the semiconductor device, even if the metal contact plugs are not aligned with the bit lines, the blocking pattern works to stabilize the contact between the metal contact plugs and the bit lines.Type: GrantFiled: December 10, 2007Date of Patent: June 29, 2010Assignee: Hynix Semiconductor Inc.Inventor: Dong Chul Koo
-
Publication number: 20100155802Abstract: A method of forming a semiconductor device includes the following processes. First grooves are formed in a first insulating layer. A conductive material is formed which fills in each of the first grooves. A first mask is formed over the first insulating layer and the conductive material. The first mask has openings that define second grooves crossing the first grooves in plan view. The second grooves are formed in the first insulating layer and the conductive material by using the first mask. A plurality of conductive pillars are formed by removing a part of the conductive material in each of the first grooves.Type: ApplicationFiled: December 22, 2009Publication date: June 24, 2010Applicant: ELPIDA MEMORY, INC.Inventor: Masahiko Ohuchi
-
Patent number: 7741671Abstract: Disclosed is a capacitor for a semiconductor device, comprising: a lower electrode formed over a predetermined lower structure on a semiconductor substrate; an aluminum oxynitride film formed over the lower electrode and having a low leakage current characteristic; a yttrium oxynitride film formed over the aluminum oxynitride film and having a higher dielectric constant than the aluminum oxynitride film; and an upper electrode formed over the yttrium oxynitride film, and a manufacturing method thereof.Type: GrantFiled: January 22, 2009Date of Patent: June 22, 2010Assignee: Hynix Semiconductor Inc.Inventors: Pyeong Won Oh, Woo Jin Kim, Hoon Jung Oh, Hyo Gun Yoon, Hyo Seob Yoon, Baik II Choi
-
Patent number: 7741670Abstract: A semiconductor capacitor that includes a plurality of overlapping conductive layers and a field-effect transistor. The plurality of conductive layers include a first and second conductive layers that are spaced apart to creating a capacitance between the plurality of layers. In the semiconductor capacitor, the FET has a source, a drain and a gate. When the FET is in conduction mode, a capacitance is created between the gate and the conductive path in the semiconductor substrate between the source and the drain. The semiconductor capacitor's total capacitance is increased by coupling the drain and the source to the first conductive layer and coupling the gate to the second conductive layer.Type: GrantFiled: September 30, 2005Date of Patent: June 22, 2010Assignee: Broadcom CorporationInventor: Meng-An Pan