Gate Controls Vertical Charge Flow Portion Of Channel (e.g., Vmos Device) Patents (Class 257/329)
- Plural gate electrodes or grid shaped gate electrode (Class 257/331)
- Gate electrode self-aligned with groove (Class 257/332)
- With thick insulator to reduce gate capacitance in non-channel areas (e.g., thick oxide over source or drain region) (Class 257/333)
- In integrated circuit structure (Class 257/334)
-
Patent number: 9620641Abstract: A semiconductor device is provided that includes a pedestal of an insulating material present over at least one layer of a semiconductor material, and at least one fin structure in contact with the pedestal of the insulating material. Source and drain region structures are present on opposing sides of the at least one fin structure. At least one of the source and drain region structures includes at least two epitaxial material layers. A first epitaxial material layer is in contact with the at least one layer of semiconductor material. A second epitaxial material layer is in contact with the at least one fin structure. The first epitaxial material layer is separated from the at least one fin structure by the second epitaxial material layer. A gate structure present on the at least one fin structure.Type: GrantFiled: February 22, 2016Date of Patent: April 11, 2017Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ramachandra Divakaruni, Ali Khakifirooz, Alexander Reznicek, Soon-Cheon Seo
-
Patent number: 9614059Abstract: An integrated circuit device, and a method of forming, including a semiconductor substrate, isolation regions extending into the semiconductor substrate, a semiconductor strip, and a semiconductor fin overlapping and joined to the semiconductor strip is provided. A first dielectric layer and a second dielectric layer are disposed on opposite sidewalls of the semiconductor strip. The integrated circuit device further includes a first conductive liner and a second conductive liner, wherein the semiconductor strip, the first dielectric layer, and the second dielectric layer are between the first conductive liner and the second conductive line. The first conductive liner and the second conductive liner are between, and in contact with, sidewalls of a first portion and a second portion of the isolation regions.Type: GrantFiled: December 21, 2015Date of Patent: April 4, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jean-Pierre Colinge
-
Patent number: 9614044Abstract: A semiconductor device includes a semiconductor body. The semiconductor body includes a load transistor part and a sensor transistor part. A first source region of the load transistor part and a second source region of the sensor transistor part are electrically separated from each other. A common gate electrode in a common gate trench extends into the semiconductor body from a first surface. A first part of the common gate trench is in the load transistor part, and a second part of the common gate trench is in the sensor transistor part. A field electrode in a field electrode trench extends into the semiconductor body from the first surface. A maximum dimension of the field electrode trench parallel to the first surface is smaller than a depth of the field electrode trench.Type: GrantFiled: September 14, 2015Date of Patent: April 4, 2017Assignee: Infineon Technologies Austria AGInventors: Michael Hutzler, Maximilian Roesch
-
Patent number: 9613977Abstract: A method of manufacturing a semiconductor structure includes forming a stack of alternating layers comprising insulating layers and spacer material layers over a semiconductor substrate, forming a memory opening through the stack, forming an aluminum oxide layer having a horizontal portion at a bottom of the memory opening and a vertical portion at least over a sidewall of the memory opening, where the horizontal portion differs from the vertical portion by at least one of structure or composition, and selectively etching the horizontal portion selective to the vertical portion.Type: GrantFiled: June 24, 2015Date of Patent: April 4, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: Rahul Sharangpani, Sateesh Koka, Raghuveer S. Makala, Srikanth Ranganathan, Mark Juanitas, Johann Alsmeier
-
Patent number: 9601491Abstract: A method of fabricating a vertical field effect transistor comprising that includes forming openings through a spacer material to provide fin structure openings to a first semiconductor material, and forming an inner spacer liner on sidewalls of the fin structure openings. A channel semiconductor material is epitaxially formed on a surface of the first semiconductor material filling at least a portion of the fin structure openings. The spacer material is recessed with an etch that is selective to the inner spacer liner to form a first spacer. The inner spacer liner is removed selectively to the channel semiconductor material. A gate structure on the channel semiconductor material, and a second semiconductor material is formed in contact with the channel semiconductor material.Type: GrantFiled: May 4, 2016Date of Patent: March 21, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hari V. Mallela, Reinaldo A. Vega, Rajasekhar Venigalla
-
Patent number: 9595519Abstract: Systems and methods for controlling current or mitigating electromagnetic or radiation interference effects using a combination of a metal-oxide semiconductor field effect transistor (MOSFET) and junction field effect transistor (JFET) disposed perpendicularly and within a certain orientation to each other. An embodiment of the invention can be formed and operable for modulating current and/or voltage response or mitigating electromagnetic or radiation interference effects on the MOSFET by controlling a semi-conductive channel region (SCR) using an additional gate, e.g., JFET, disposed perpendicularly with respect to the MOSFET configured to generate an electromagnetic field into the MOSFET's semi-SCR. A control system for controlling operation is also provided to include automated systems including sensors as well as manually operated systems. Automated systems can include radiation sensors as well as other control systems such as radio frequency transmitter or receiver systems.Type: GrantFiled: March 25, 2015Date of Patent: March 14, 2017Assignee: The United States of America as represented by the Secretary of the NavyInventors: Jeffrey L. Titus, Mark Savage, Patrick L. Cole, Adam R. Duncan
-
Patent number: 9595581Abstract: Methods of forming microelectronic structures are described. Embodiments of those methods include forming a nanowire device comprising a substrate comprising source/drain structures adjacent to spacers, and nanowire channel structures disposed between the spacers, wherein the nanowire channel structures are vertically stacked above each other.Type: GrantFiled: July 1, 2015Date of Patent: March 14, 2017Assignee: Intel CorporationInventors: Kelin J. Kuhn, Seiyon Kim, Rafael Rios, Stephen M. Cea, Martin D. Giles, Annalisa Cappellani, Titash Rakshit, Peter Chang, Willy Rachmady
-
Patent number: 9595476Abstract: A semiconductor device includes first and second fin-shaped semiconductor layers on a substrate. First and second pillar-shaped semiconductor layers reside on the first and second fin-shaped semiconductor layers, respectively, where a width of the bottom of the first and second pillar-shaped semiconductors is equal to a width of the top of the first and second fin-shaped semiconductor layers, respectively. A gate insulating film and metal gate electrode are around underlying gate insulating layers on each fin-shaped semiconductor layer. A metal gate line is connected to the metal gate electrodes and extends in a direction perpendicular to the first and second fin-shaped semiconductor layers. Contacts reside on the upper portion of diffusion layers in upper portions of the first and second pillar-shaped semiconductor layers and are directly connected to the diffusion layers.Type: GrantFiled: February 8, 2016Date of Patent: March 14, 2017Assignee: UNISANTIS ELECTRONICS SINGAPORE PTE. LTD.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 9595596Abstract: In one general aspect, a power device can include an active region having a plurality of pillars of a first conductivity type alternately arranged with a plurality of pillars of a second conductivity type. The power device can include a termination region surrounding at least a portion of the active region and can have a plurality of pillars of the first conductivity type alternately arranged with a plurality of pillars of the second conductivity type. Each of the plurality of pillars of the first conductivity type in the active region and the termination region can be defined by a trench. The power device can include an enrichment region at a bottom portion of one of the plurality of pillars of the first conductivity type in the active region.Type: GrantFiled: January 5, 2015Date of Patent: March 14, 2017Assignee: Fairchild Semiconductor CorporationInventors: Joseph A. Yedinak, Jaegil Lee, Chongman Yun, Praveen Muraleedharan Shenoy, Christopher L. Rexer
-
Patent number: 9589978Abstract: In an example, a memory device includes a staircase comprising a flight of stairs and a plurality of pass transistors directly under the staircase. The stairs of the flight of stairs are respectively coupled to different tiers of memory cells, and a different pass transistor of the plurality of pass transistors is coupled to each of the stairs of the flight of stairs.Type: GrantFiled: February 25, 2016Date of Patent: March 7, 2017Assignee: Micron Technology, Inc.Inventor: Aaron S. Yip
-
Patent number: 9590175Abstract: A semiconductor device includes four or more memory cells arranged on a row, the memory cells each including a first pillar-shaped semiconductor layer, a first gate insulating film around the semiconductor layer, a first gate line around the first gate insulating film, a third gate insulating film around an upper portion of the semiconductor layer, a first contact electrode around the third gate insulating film, a second contact electrode connecting upper portions of the semiconductor layer and the first contact electrode, and a magnetic tunnel junction storage element on the second contact electrode, a first source line connecting lower portions of the semiconductor layers to each other, a first bit line extending in a direction perpendicular to a direction of the first gate line and connected to an upper portion of the storage element, and a second source line extending in a direction perpendicular to the first source line.Type: GrantFiled: August 16, 2016Date of Patent: March 7, 2017Assignee: UNISANTIS ELECTRONICS SINGAPORE PTE. LTD.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 9590093Abstract: In general, according to one embodiment, a semiconductor device includes, a first semiconductor region, a plurality of second semiconductor regions, a plurality of third semiconductor regions, a fourth semiconductor region, a fifth semiconductor region, and a gate electrode. The third semiconductor region includes a first portion and a second portion. The first portion is provided between the second semiconductor regions adjacent to each other. An amount of impurity of the second conductivity type in the first portion is greater than an amount of impurity of the first conductivity type in the second semiconductor region contiguous to the first portion. The second portion is arranged with a part of the first semiconductor region. An amount of impurity of the second conductivity type in the second portion is smaller than an amount of impurity of the first conductivity type in the part of the first semiconductor region.Type: GrantFiled: March 9, 2015Date of Patent: March 7, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Hideyuki Ura, Masahiro Shimura, Hiroaki Yamashita
-
Patent number: 9590092Abstract: A Super Junction Field Effect Transistor (FET) device includes a charge compensation region disposed on a substrate of semiconductor material. The charge compensation region includes a set of strip-shaped P? type columns, a floating ring-shaped P? type column that surrounds the set of strip-shaped P? type columns, and a set of ring-shaped P? type columns that surrounds the floating ring-shaped P? type column. A source metal is disposed above portions of the charge compensation region. The source metal contacts each of the strip-shaped P? type columns and each of the ring-shaped P? type columns. An oxide is disposed between the floating P? type column and the source metal such that the floating P? type column is electrically isolated from the source metal. The device exhibits a breakdown voltage that is 0.2% greater than if the floating P? type column were to contact the source metal.Type: GrantFiled: November 13, 2014Date of Patent: March 7, 2017Assignee: IXYS CorporationInventor: Kyoung Wook Seok
-
Patent number: 9570590Abstract: A method is provided for forming an integrated circuit with an n-region including n-type FinFETs and a p-region including p-type FinFETs. Initially, a silicon-germanium (SiGe) layer consisting essentially of silicon (Si) and germanium (Ge) is formed. The SiGe layer is recessed to form a recessed SiGe layer in the n-type region while leaving an intact SiGe layer in the p-region. A Si layer consisting essentially of Si is formed on the recessed SiGe layer. The Si layer and recessed SiGe layer are patterned to form a Si/SiGe fin comprising a Si fin portion disposed on a recessed SiGe fin portion. The intact SiGe layer in the p-region is patterned to form an intact SiGe fin. The recessed SiGe fin portion in the n-region is selectively oxidized utilizing an oxidation process having an oxidation rate in the recessed SiGe fin portion faster than an oxidation rate in the Si fin portion.Type: GrantFiled: December 10, 2015Date of Patent: February 14, 2017Assignee: International Business Machines CorporationInventors: Bruce B. Doris, Alexander Reznicek, Joshua M. Rubin, Tenko Yamashita
-
Patent number: 9570613Abstract: Structures and formation methods of a semiconductor device structure are provided. The semiconductor device structure includes a semiconductor substrate and a fin structure over the semiconductor substrate. The semiconductor device structure also includes a gate stack over a portion of the fin structure, and the fin structure includes an intermediate portion under the gate stack and upper portions besides the intermediate portion. The semiconductor device structure further includes a contact layer over the fin structure. The contact layer includes a metal material, and the upper portions of the fin structure also include the metal material.Type: GrantFiled: February 13, 2015Date of Patent: February 14, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kai-Hsuan Lee, Cheng-Yu Yang, Hsiang-Ku Shen, Han-Ting Tsai, Yimin Huang
-
Patent number: 9570604Abstract: A semiconductor device includes an active region, a gate conductor and a source electrode. The active region includes a drain region, a channel region stacked on the drain region, and a source region stacked on the channel region. The active region is formed of a silicon semiconductor layer. The gate conductor is embedded within a trench, which is formed from the source region to the drain region penetrating through the channel region. The source electrode is formed to come in contact with the source region and includes an adhesion layer. The source electrode is formed of a metal layer having a film thickness of 150 ? or smaller. The interface between the source electrode and the source region is silicidized.Type: GrantFiled: April 5, 2016Date of Patent: February 14, 2017Assignee: ROHM CO., LTD.Inventor: Masaki Nagata
-
Patent number: 9570466Abstract: Techniques for fabricating passive devices in an extremely-thin silicon-on-insulator (ETSOI) wafer are provided. In one aspect, a method for fabricating one or more passive devices in an ETSOI wafer is provided. The method includes the following steps. The ETSOI wafer having a substrate and an ETSOI layer separated from the substrate by a buried oxide (BOX) is provided. The ETSOI layer is coated with a protective layer. At least one trench is formed that extends through the protective layer, the ETSOI layer and the BOX, and wherein a portion of the substrate is exposed within the trench. Spacers are formed lining sidewalls of the trench. Epitaxial silicon templated from the substrate is grown in the trench. The protective layer is removed from the ETSOI layer. The passive devices are formed in the epitaxial silicon.Type: GrantFiled: January 20, 2014Date of Patent: February 14, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Ming Cai, Dechao Guo, Chun-Chen Yeh
-
Patent number: 9564515Abstract: A semiconductor device having a super junction structure includes a substrate, an epitaxial layer of a first conductivity type, a first trench, a first doped region of a second conductivity type opposite to the first conductivity type, a second trench and a second doped region of the first conductivity type. The epitaxial layer of the first conductivity type is over the substrate. The first trench is in the epitaxial layer. The first doped region of the second conductivity type is in the epitaxial layer and surrounds the first trench. The second trench is in the epitaxial layer and separated from the first trench. The second doped region of the first conductivity type is in the epitaxial layer and surrounds the second trench. The second doped region has a dopant concentration greater than a dopant concentration of the epitaxial layer. A method for manufacturing the semiconductor device is also provided.Type: GrantFiled: July 28, 2014Date of Patent: February 7, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jheng-Sheng You, Che-Yi Lin, Shen-Ping Wang, Kun-Ming Huang, Lieh-Chuan Chen, Po-Tao Chu
-
Patent number: 9559095Abstract: A semiconductor device is provided. The semiconductor device includes a first transistor on a first side of a shallow trench isolation (STI) region and a second transistor on a second side of the STI region. The first transistor includes a first conductive portion having a second conductivity type formed within a well having a first conductivity type, a first nanowire connected to the first conductive portion and a first active area, and a first gate surrounding the first nanowire. The second transistor includes a second conductive portion having the second conductivity type formed within the well, a second nanowire connected to the second conductive portion and a second active area, and a second gate surrounding the second nanowire. Excess current from an ESD event travels through the first conductive portion through the well to the second conductive portion bypassing the first nanowire and the second nanowire.Type: GrantFiled: May 19, 2016Date of Patent: January 31, 2017Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Bo-Ting Chen, Han-Jen Yang, Li-Wei Chu, Wun-Jie Lin
-
Patent number: 9559189Abstract: The present invention provides a non-planar FET which includes a substrate, a fin structure, a gate and a gate dielectric layer. The fin structure is disposed on the substrate. The fin structure includes a first portion adjacent to the substrate wherein the first portion shrinks towards a side of the substrate. The gate is disposed on the fin structure. The gate dielectric layer is disposed between the fin structure and the gate. The present invention further provides a method of manufacturing the non-planar FET.Type: GrantFiled: April 16, 2012Date of Patent: January 31, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chin-Cheng Chien, Chun-Yuan Wu, Chih-Chien Liu, Chin-Fu Lin, Chia-Lin Hsu
-
Patent number: 9559200Abstract: A semiconductor device is provided. The device includes a substrate having a first conductivity type. The device further includes a drain region, a source region, and a well region disposed in the substrate. The well region is disposed between the drain region and the source region and having a second conductivity type opposite to the first conductivity type. The device further includes a plurality of doped regions disposed within the well region. The doped regions are vertically and horizontally offset from each other. Each of the doped regions includes a lower portion having the first conductivity type, and an upper portion stacked on the lower region and having the second conductivity type.Type: GrantFiled: February 24, 2016Date of Patent: January 31, 2017Assignee: Vanguard International Semiconductor CorporationInventors: Shang-Hui Tu, Chih-Jen Huang, Jui-Chun Chang, Shin-Cheng Lin, Yu-Hao Ho, Wen-Hsin Lin
-
Patent number: 9559171Abstract: In order to realize an SJ-MOSFET and an IGBT on a single chip and realize a new arrangement configuration for an SJ-MOSFET section and an IGBT section in a single semiconductor chip, provided is a semiconductor device including a semiconductor substrate; two or more super-junction transistor regions provided on the semiconductor substrate; and one or more IGBT regions that are provided in regions sandwiched by the two or more super-junction transistor regions, in a cross section obtained by cleaving along a pane perpendicular to the semiconductor substrate.Type: GrantFiled: October 8, 2015Date of Patent: January 31, 2017Assignee: FUJI ELECTRIC CO., LTD.Inventors: Tatsuya Naito, Masahito Otsuki
-
Patent number: 9553029Abstract: A method includes forming a buried layer in a substrate, growing an epitaxial layer over the substrate, etching the epitaxial layer and the buried layer to form a first trench and a second trench, wherein the first trench and the second trench are of a same depth and a width of the second trench is greater than a width of the first trench, forming a dielectric layer in a bottom portion of the first trench, forming a first gate electrode in an upper portion of the first trench and filling the second trench with a gate electrode material, forming gate electrodes for a plurality of lateral transistors formed in the substrate, forming a body region, forming a first drain/source region over the body region and forming a second drain/source region over the epitaxial layer.Type: GrantFiled: September 5, 2015Date of Patent: January 24, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Wai Ng, Hsueh-Liang Chou, Po-Chih Su, Ruey-Hsin Liu
-
Patent number: 9548385Abstract: Semiconductor devices having vertical field effect transistors with self-aligned source and drain contacts are provided, as well as methods for fabricating vertical field effect transistors with self-aligned source and drain contacts.Type: GrantFiled: February 11, 2016Date of Patent: January 17, 2017Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Wilfried Ernst-August Haensch, Ali Khakifirooz, Davood Shahrjerdi
-
Patent number: 9543304Abstract: A vertical junction field effect transistor (JFET) is supported by a semiconductor substrate that includes a source region within the semiconductor substrate doped with a first conductivity-type dopant. A fin of semiconductor material doped with the first conductivity-type dopant has a first end in contact with the source region and further includes a second end and sidewalls between the first and second ends. A drain region is formed of first epitaxial material grown from the second end of the fin and doped with the first conductivity-type dopant. A gate structure is formed of second epitaxial material grown from the sidewalls of the fin and doped with a second conductivity-type dopant.Type: GrantFiled: April 2, 2015Date of Patent: January 10, 2017Assignee: STMicroelectronics, Inc.Inventors: Qing Liu, John Hongguang Zhang
-
Patent number: 9543246Abstract: One semiconductor device includes one parallel transistor for connecting in parallel multiple vertical transistors disposed in an active region on a semiconductor substrate. The parallel transistor includes semiconductor pillars that project out in a direction perpendicular to a main surface of the semiconductor substrate; a lower diffusion layer that is disposed below the semiconductor pillars; upper diffusion layers that are each disposed on an upper section of the semiconductor pillars; and gate electrodes disposed, with a gate insulator film therebetween, on the entire side surfaces of the semiconductor pillars. The upper diffusion layers are connected to one upper contact plug that is disposed over the upper diffusion layers.Type: GrantFiled: May 8, 2014Date of Patent: January 10, 2017Assignee: LONGITUDE SEMICONDUCTORS S.A.R.L.Inventor: Yoshihiro Takaishi
-
Patent number: 9536941Abstract: A semiconductor chip includes a semiconductor layer having first and second opposing main surfaces. A plurality of MOSFET cells are at least partially formed in the semiconductor layer. A gate pad region is at least partially formed in the semiconductor layer and includes a gate pad contact and a first plurality of trenches extending from the first main surface. The first plurality of trenches are spaced apart from one another in a direction parallel to the first main surface by about 45 micrometers to about 60 micrometers. At least one gate feed region is at least partially formed in the semiconductor layer and includes a gate feed contact and a second plurality of trenches extending from the first main surface. The second plurality of trenches are spaced apart from one another in the direction parallel to the first main surface by about 45 micrometers to about 60 micrometers.Type: GrantFiled: February 12, 2016Date of Patent: January 3, 2017Inventors: Kenji Sugiura, Takeshi Ishiguro
-
Patent number: 9536944Abstract: A semiconductor device has a deep layer with a higher impurity concentration than that of a super junction structure. The deep layer is formed from a position deeper from a surface of a semiconductor layer by a predetermined depth, and comes in contact with a high impurity layer and also comes in contact with the super junction structure. The deep layer overlaps with a portion between a first end which is an outermost peripheral side of a portion that comes in contact with the high impurity layer in a front surface electrode and an end on an outer peripheral side in the high impurity layer when viewed from a substrate normal direction.Type: GrantFiled: November 26, 2013Date of Patent: January 3, 2017Assignee: DENSO CORPORATIONInventors: Yuma Kagata, Nozomu Akagai, Keita Hayashi
-
Patent number: 9530901Abstract: A semiconductor device including field-effect transistors (finFETs) and fin capacitors are formed on a silicon substrate. The fin capacitors include silicon fins, one or more electrical conductors between the silicon fins, and insulating material between the silicon fins and the one or more electrical conductors. The fin capacitors may also include insulating material between the one or more electrical conductors and underlying semiconductor material.Type: GrantFiled: January 31, 2012Date of Patent: December 27, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chung-Hui Chen
-
Patent number: 9530735Abstract: A method of manufacturing a semiconductor device includes forming stepped stack structures each including conductive patterns stacked in a shape of steps while exposing respective ends thereof and surrounding channel layers, the stepped stack structures being separated from one another by slits, forming first and second contact plugs connected to the ends of the conductive patterns to extend along an extending direction of the channel layers, and simultaneously forming, using a spacer patterning technology (SPT), bit lines connected to one or more of the channel layers and extending along a first direction, first connecting lines extending along a second direction intersecting the first direction, and contact pads extending from the first connecting lines to be connected to the first contact plugs.Type: GrantFiled: May 25, 2016Date of Patent: December 27, 2016Assignee: SK Hynix Inc.Inventor: Woo Yung Jung
-
Patent number: 9524907Abstract: An integrated circuit structure includes a first vertical transistor and a second vertical transistor. The first vertical transistor includes a first semiconductor channel, a first top source/drain region over the first semiconductor channel, and a first top source/drain pad overlapping the first top source/drain region. The second vertical transistor includes a second semiconductor channel, a second top source/drain region over the second semiconductor channel, and a second top source/drain pad overlapping the second top source/drain region. A local interconnector interconnects the first top source/drain pad and the second top source/drain pad. The first top source/drain pad, the second top source/drain pad, and the local interconnector are portions of a continuous region, with no distinguishable interfaces between the first top source/drain pad, the second top source/drain pad, and the local interconnector.Type: GrantFiled: May 2, 2016Date of Patent: December 20, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wai-Yi Lien, Yi-Hsun Chiu, Jia-Chuan You, Yu-Xuan Huang, Chih-Hao Wang
-
Patent number: 9525064Abstract: A method of making a vertical transistor includes forming a doped source on a substrate; depositing a sacrificial gate material on the source; forming a trench in the sacrificial gate material to expose the doped source; growing an epitaxial layer within the trench to form a channel region extending from the doped source and through the sacrificial gate material; performing an epitaxial growth process to grow an epitaxial layer on a portion of the channel region to form a drain over the sacrificial gate material; depositing a dielectric material on the drain to form a spacer that protects the epitaxial growth; and removing the sacrificial gate material and replacing the sacrificial gate material with a gate stack that surrounds the channel region between the doped source and the drain.Type: GrantFiled: December 16, 2015Date of Patent: December 20, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Karthik Balakrishnan, Kangguo Cheng, Pouya Hashemi, Alexander Reznicek
-
Patent number: 9520473Abstract: A method for producing a semiconductor device includes a first step of forming a first insulating film around a fin-shaped semiconductor layer; a second step of forming a first pillar-shaped semiconductor layer, a first dummy gate, a second pillar-shaped semiconductor layer, and a second dummy gate; a third step of forming a third dummy gate and a fourth dummy gate; a fourth step of forming a third diffusion layer in an upper portion of the fin-shaped semiconductor layer, in a lower portion of the first pillar-shaped semiconductor layer, and in a lower portion of the second pillar-shaped semiconductor layer; a fifth step of forming a gate electrode and a gate line around the first pillar-shaped semiconductor layer and forming a contact electrode and a contact line around the second pillar-shaped semiconductor layer; and a sixth step of forming first to fifth contacts.Type: GrantFiled: September 8, 2015Date of Patent: December 13, 2016Assignee: UNISANTIS ELECTRONICS SINGAPORE PTE. LTD.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 9520408Abstract: A semiconductor device and a method of manufacturing the same are provided. The semiconductor device includes a core insulating film, a channel film surrounding the core insulating film and extending to a higher level than an upper surface of the core insulating film to have a first end of the channel film exposed over the core insulating film, a channel pad formed over an inner wall of the first end of the channel film exposed over the core insulating film, and a contact plug coupled to the channel pad.Type: GrantFiled: April 28, 2015Date of Patent: December 13, 2016Assignee: SK Hynix Inc.Inventor: Tae Kyung Kim
-
Patent number: 9515178Abstract: Semiconductor device structures and related fabrication methods are provided. An exemplary semiconductor device includes gate structures within a semiconductor substrate, a shielding structure within the semiconductor substrate that includes a first portion underlying a first gate structure and a second portion proximate an end of the gate structures, and a conductive structure overlying the second portion of the shielding structure and an end region of the semiconductor substrate. The conductive structure provides an electrical connection between the second portion of the shielding structure and the end region of the semiconductor substrate residing between the gate structures proximate the end of the gate structures.Type: GrantFiled: September 10, 2015Date of Patent: December 6, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Ganming Qin, Moaniss Zitouni
-
Patent number: 9512517Abstract: A method for processing a substrate may include providing a patterning feature on the substrate, the patterning feature having a sidewall. The method may further include implanting a first ion species into the patterning feature during a first exposure, the first ion species having a first implantation depth; and implanting a second ion species into the patterning feature during a second exposure, the second ion species having a second implantation depth less than the first implantation depth.Type: GrantFiled: March 12, 2015Date of Patent: December 6, 2016Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Tristan Y. Ma, Maureen K. Petterson, John Hautala, Ludovic Godet
-
Patent number: 9502555Abstract: A semiconductor device and a fabricating method thereof are provided. The semiconductor device includes: a substrate comprising a trench; a first electrode disposed below the trench; a second electrode disposed above the trench, a first insulating layer being disposed between the first electrode and the second electrode; a first contact arranged in a first direction of the substrate and connected to the first electrode; and a second contact arranged in second direction that is different from the first direction, the second contact being connected to the second electrode.Type: GrantFiled: May 2, 2013Date of Patent: November 22, 2016Assignee: Magnachip Semiconductor, Ltd.Inventor: Jin Woo Han
-
Patent number: 9490332Abstract: A structure includes a fin having a gate structure disposed on a portion of a surface and an initial spacer layer disposed on the fin and gate structure. There are vertical steps in the fin adjacent to outer surfaces of the initial dielectric layer on first and second sides of the gate structure. The structure further has a dopant source layer on exposed surfaces of the fin and vertical steps; a secondary spacer disposed over the initial spacer and over a portion of the dopant source layer disposed on the vertical steps, and first and second RSDs abutted against outer sidewalls of the secondary spacer structure. In the structure there are diffused dopant atoms disposed in the fin beneath the secondary spacer and the initial spacer and towards a channel region that underlies the gate structure. A method to fabricate the structure is also disclosed, where the method includes ALDo.Type: GrantFiled: October 21, 2015Date of Patent: November 8, 2016Assignee: International Business Machines CorporationInventors: Karthik Balakrishnan, Kevin K. Chan, Pouya Hashemi
-
Patent number: 9490372Abstract: At least one embodiment is directed to a semiconductor edge termination structure, where the edge termination structure comprises several doped layers and a buffer layer.Type: GrantFiled: September 7, 2011Date of Patent: November 8, 2016Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jaume Roig Guitart, Peter Moens, Zia Hossain
-
Patent number: 9490342Abstract: A method for fabricating a semiconductor device includes the following steps. Firstly, a dummy gate structure having a dummy gate electrode layer is provided. Then, the dummy gate electrode layer is removed to form an opening in the dummy gate structure, thereby exposing an underlying layer beneath the dummy gate electrode layer. Then, an ammonium hydroxide treatment process is performed to treat the dummy gate structure. Afterwards, a metal material is filled into the opening.Type: GrantFiled: June 16, 2011Date of Patent: November 8, 2016Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chien-Ming Lai, Yi-Wen Chen, Zhi-Cheng Lee, Tong-Jyun Huang, Che-Hua Hsu, Kun-Hsien Lin, Tzung-Ying Lee, Chi-Mao Hsu, Hsin-Fu Huang, Chin-Fu Lin
-
Patent number: 9484364Abstract: An array substrate and a display device are presented. The array substrate includes: a base substrate and a plurality of thin film transistor units located on the base substrate, wherein, the thin film transistor unit includes: a first gate electrode located on the base substrate, a gate insulating layer located on the first gate electrode, a drain electrode disposed in the same layer as the first gate electrode, an active layer located on the drain electrode, a source electrode located on the active layer, a first transparent conductive layer is provided between the base substrate and the first gate electrode and the drain electrode that are disposed in the same layer, and the gate insulating layer is also disposed between the first gate electrode plus the first transparent conductive layer beneath it and the drain electrode plus the first transparent conductive layer beneath it.Type: GrantFiled: December 3, 2013Date of Patent: November 1, 2016Assignees: BOE TECHNOLOGY GROUP CO., LTD., BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Jing Li, Wenyu Zhang, Jiaxiang Zhang
-
Patent number: 9478655Abstract: A semiconductor device includes a semiconductor body and at least one device cell integrated in the semiconductor body. Each device cell includes: a drift region, a source region, and a body region arranged between the source and drift regions; a diode region and a pn junction between the diode and drift regions; a trench having a first sidewall, a second sidewall opposite the first sidewall, and a bottom, the body region adjoining the first sidewall, the diode region adjoining the second sidewall, and the pn junction adjoining the bottom; a gate electrode in the trench and dielectrically insulated from the body, diode and drift regions by a gate dielectric. The diode region has a lower diode region arranged below the trench bottom, and the lower diode region has a maximum of a doping concentration distant to the trench bottom. A corresponding method of manufacturing the device also is provided.Type: GrantFiled: May 21, 2015Date of Patent: October 25, 2016Assignee: Infineon Technologies AGInventors: Ralf Siemieniec, Wolfgang Bergner, Romain Esteve, Dethard Peters
-
Patent number: 9466683Abstract: A semiconductor device includes a pillar-shaped silicon layer on a fin-shaped silicon layer. A gate insulating film and a metal gate electrode are around the pillar-shaped silicon layer and a metal gate line extends in a direction perpendicular to the fin-shaped silicon layer and is connected to the metal gate electrode. A contact resides on the metal gate line and a nitride film is on an entire top surface of the metal gate electrode and the metal gate line, except for the bottom of the contact. A vertical thickness of the nitride film relative to the substrate is greater than a horizontal thickness of the nitride film on the sidewall of the metal gate electrode and gate line relative to the substrate.Type: GrantFiled: December 9, 2015Date of Patent: October 11, 2016Assignee: UNISANTIS ELECTRONICS SINGAPORE PTE. LTD.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 9460927Abstract: A semiconductor device manufacturing method for a semiconductor device having a p-n junction formed of a first conductivity type first semiconductor region and a second conductivity type second semiconductor region, and comprising a low-lifetime region that has a carrier lifetime shorter than that in other regions at the interface of the p-n junction. The method includes an implantation process of, after implanting a second conductivity type impurity into the surface of the first semiconductor region with a first acceleration energy, implanting a second conductivity type impurity, with a second acceleration energy differing from the first acceleration energy, into the surface of the first semiconductor region into which the second conductivity type impurity has been implanted.Type: GrantFiled: June 22, 2015Date of Patent: October 4, 2016Assignee: FUJI ELECTRIC CO., LTD.Inventor: Hong-fei Lu
-
Semiconductor devices having vertical device and non-vertical device and methods of forming the same
Patent number: 9461054Abstract: A semiconductor device comprises a substrate extending in a horizontal direction and a vertical transistor on the substrate. The vertical transistor comprises: a first diffusion region on the substrate; a channel region on the first diffusion region and extending in a vertical direction relative to the horizontal direction of the extension of the substrate; a second diffusion region on the channel region; and a gate electrode at a sidewall of, and insulated from, the channel region. A horizontal transistor is positioned on the substrate, the horizontal transistor comprising: a first diffusion region and a second diffusion region on the substrate and spaced apart from each other; a channel region on the substrate between the first diffusion region and the second diffusion region; and a gate electrode on the channel region and isolated from the channel region.Type: GrantFiled: July 1, 2015Date of Patent: October 4, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Min-Chul Sun, Byung-Gook Park -
Patent number: 9461165Abstract: A semiconductor device includes a P+ region and an N+ region functioning as sources of SGTs and disposed in top portions of Si pillars formed on an i-layer substrate. Connections between a power supply wiring metal layer and the P+ region and between a ground wiring metal layer and the N+ region are established on the entire surfaces of low-resistance Ni silicide layers that are respectively in contact with the P+ region and the N+ region and formed on outer peripheries of the Si pillars. Lower ends of the power supply wiring metal layer and the ground wiring metal layer are located at a height of surfaces of HfO layers near the boundaries between the P+ region and a channel and between the N+ region and a channel, respectively.Type: GrantFiled: March 14, 2016Date of Patent: October 4, 2016Assignee: Unisantis Electronics Singapore Pte. Ltd.Inventors: Fujio Masuoka, Nozomu Harada, Hiroki Nakamura
-
Patent number: 9450101Abstract: A thin film transistor, comprising: a substrate; a first electrode formed on the substrate; a first insulation layer formed on the first electrode; a gate electrode formed on the first insulation layer; a second insulation layer formed on the gate electrode; an active layer penetrating through the first and second insulation layers and electrically isolated from the gate electrode; and a second electrode formed on the active layer and electrically connected to the first electrode through the active layer, wherein the first electrode is one of a source electrode and a drain electrode, and the second electrode is the other of the source electrode and the drain electrode.Type: GrantFiled: December 20, 2013Date of Patent: September 20, 2016Assignee: BOE Technology Group Co., Ltd.Inventor: Guangcai Yuan
-
Patent number: 9450110Abstract: The semiconductor device includes a p-anode region disposed on an n-drift region, and a p-diffusion region disposed so as to be in contact with the p-anode region on the n-drift region. A resistance region disposed so as to be in contact with the p-diffusion region on an n? region, a plurality of p-guard ring regions, and a stopper region disposed away from the p-guard ring regions are provided. By providing the p-diffusion region, withdrawal of holes that concentrate to the p-anode region at the time of reverse recovery is suppressed, so that the semiconductor device has a high reverse recovery tolerance.Type: GrantFiled: August 7, 2015Date of Patent: September 20, 2016Assignee: FUJI ELECTRIC CO., LTD.Inventors: Ryouichi Kawano, Takashi Shiigi
-
Patent number: 9450026Abstract: According to an embodiment, a semiconductor device includes at least two control electrodes, a plurality of semiconductor layers and an insulating film. Each control electrode extends in a first direction. The semiconductor layers are provided between the control electrodes, and arranged in the first direction. Each semiconductor layer extends in a second direction orthogonal to the first direction. The insulating film covers side surfaces of the semiconductor layers, and is disposed between the control electrodes. Each semiconductor layer has a side surface that includes at least one curved surface swelling in a direction from a center of the semiconductor layer to the insulating film.Type: GrantFiled: August 21, 2014Date of Patent: September 20, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Hikari Tajima, Masaki Kondo, Tsukasa Nakai, Takashi Izumida, Nobuaki Yasutake
-
Patent number: 9450045Abstract: A fabrication method to form a lateral superjunction structure in a semiconductor device uses N and P type ion implantations into a base epitaxial layer. In some embodiments, the base epitaxial layer is an intrinsic epitaxial layer or a lightly doped epitaxial layer. The method performs simultaneous N and P type ion implantations into the base epitaxial layer. The epitaxial and implantation processes are repeated successively to form multiple implanted base epitaxial layers on a semiconductor base layer. After the desired number of implanted base epitaxial layers is formed, the semiconductor structure is subjected to annealing to form a lateral superjunction structure including alternate N and P type thin semiconductor regions. In particular, the alternating N and P type thin superjunction layers are formed by the ion implantation process and subsequent annealing. The fabrication method of the present invention ensures good charge control in the lateral superjunction structure.Type: GrantFiled: June 23, 2015Date of Patent: September 20, 2016Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Madhur Bobde, Lingpeng Guan, Karthik Padmanabhan, Hamza Yilmaz