Gate Controls Vertical Charge Flow Portion Of Channel (e.g., Vmos Device) Patents (Class 257/329)
- Plural gate electrodes or grid shaped gate electrode (Class 257/331)
- Gate electrode self-aligned with groove (Class 257/332)
- With thick insulator to reduce gate capacitance in non-channel areas (e.g., thick oxide over source or drain region) (Class 257/333)
- In integrated circuit structure (Class 257/334)
-
Patent number: 10224250Abstract: The disclosed technology generally relates to semiconductor devices, and more specifically to a semiconductor device having a high aspect ratio channel layer. In one aspect, semiconductor device includes a semiconductor substrate having formed thereon a dielectric isolation layer having an opening formed therethrough. The semiconductor device additionally includes a filling isolation structure having a portion formed in the opening and a portion protruding above the dielectric isolation layer, wherein the filling isolation structure comprises a dielectric filling layer. The semiconductor device additionally includes a dielectric layer formed on the dielectric isolation layer, wherein the dielectric layer and the dielectric filling layer have top surfaces that are substantially co-planar to form a common top surface.Type: GrantFiled: September 22, 2017Date of Patent: March 5, 2019Assignee: IMEC vzwInventors: Bernardette Kunert, Niamh Waldron, Weiming Guo
-
Patent number: 10224406Abstract: A TFT array substrate includes a glass substrate, a buffer layer on the glass substrate, a source electrode, a passivation layer on the buffer layer, a gate electrode on the passivation layer, a gate insulating layer on the passivation layer and the gate electrode, an active layer, and a pixel electrode on the gate insulating layer and the active layer. A first source hole is formed in the buffer layer. The source electrode is disposed in the first source hole. A second source hole is formed in the passivation layer and over the first source hole. The source electrode extends into the second source hole. An active layer mounting hole is formed in the gate insulating layer and over the second source hole. The active layer is in the active layer mounting hole.Type: GrantFiled: October 12, 2016Date of Patent: March 5, 2019Assignee: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Zhichao Zhou, Yulien Chou, Yue Wu
-
Patent number: 10211331Abstract: A semiconductor device includes a first conductivity type first semiconductor region, a second conductivity type second semiconductor region, a second conductivity type third semiconductor region, a first conductivity type fourth semiconductor region, a gate insulating portion, a gate electrode, and first and second electrodes. The first semiconductor region includes first and second portions. The second semiconductor region includes third and fourth portions. The gate electrode is on the gate insulating portion and over the first semiconductor region and a portion of the third semiconductor region. The first electrode is on, and electrically connected to, the fourth semiconductor region. The second electrode is over the first portion, the third portion, and the gate electrode, and spaced from the first electrode.Type: GrantFiled: August 30, 2016Date of Patent: February 19, 2019Assignee: Kabushiki Kaisha ToshibaInventors: Hisao Ichijo, Syotaro Ono, Masahiro Shimura, Hideyuki Ura, Hiroaki Yamashita
-
Patent number: 10211288Abstract: A pair of vertical fin field effect transistors (FinFETs) having different gate lengths, includes, a first bottom source/drain on a first region of a substrate, wherein the first bottom source/drain includes a first tier having a first height adjacent to a first vertical fin and a second tier having a second height greater than the first tier removed from the first vertical fin; and a second bottom source/drain on a second region of the substrate, wherein the second bottom source/drain includes a third tier having a third height adjacent to a second vertical fin and a fourth tier having a fourth height greater than the third tier removed from the second vertical fin, wherein the third height is less than the first height and the fourth height is equal to the second height.Type: GrantFiled: October 20, 2017Date of Patent: February 19, 2019Assignee: International Business Machines CorporationInventors: Zhenxing Bi, Kangguo Cheng, Peng Xu, Zheng Xu
-
Patent number: 10211315Abstract: Structures for a vertical-transport field-effect transistor and methods for forming a structure for a vertical-transport field-effect transistor. A semiconductor fin is formed on a source/drain region. A gate stack is deposited that coats the semiconductor fin and a contact landing area of the source/drain region adjacent to the semiconductor fin. The gate stack is patterned to remove the gate stack from the contact landing area and to form a gate electrode having a section adjacent to the contact landing area. The section of the gate electrode is laterally recessed to form a cavity, and a dielectric spacer is formed in the cavity.Type: GrantFiled: July 19, 2017Date of Patent: February 19, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Hui Zang, Haigou Huang
-
Patent number: 10199490Abstract: A semiconductor device includes a guard structure located laterally between a first active area of a semiconductor substrate and a second active area of the semiconductor substrate. The guard structure includes a first doping region located at a front side surface of the semiconductor substrate, and a wiring structure electrically connecting the first doping region to a highly doped portion of a common doping region. The common doping region extends from a backside surface of the semiconductor substrate to at least a part of the front side surface of the semiconductor substrate in contact with the wiring structure of the guard structure. Corresponding methods for forming the semiconductor device are also described.Type: GrantFiled: March 8, 2018Date of Patent: February 5, 2019Assignee: Infineon Technologies AGInventors: Adrian Finney, Radu Eugen Cazimirovici, Dietmar Kotz, Thomas Ostermann
-
Patent number: 10192788Abstract: A device having two transistors with dual thresholds, and a method of fabricating the device, including fabricating a silicide source, a conductive layer, and contacts to a plurality of layers of the device, is provided. The device has a core and a plurality of layers that surround the core in succession, including a first layer, a second layer, a third layer, and a fourth layer. The device further comprises a first input terminal coupled to the core, the first input terminal being configured to receive a first voltage and a second input terminal coupled to the fourth layer, the second input terminal being configured to receive a second voltage. The device comprises a common source terminal coupled to the core and the fourth layer. A memory device, such as an MTJ, may be coupled to the device.Type: GrantFiled: January 8, 2018Date of Patent: January 29, 2019Assignee: SPIN TRANSFER TECHNOLOGIESInventors: Gian Sharma, Amitay Levi, Kuk-Hwan Kim
-
Patent number: 10192824Abstract: An edge structure for multiple layers of devices including stacked multiple unit layers includes first and second stair structures. The first stair structure is at a first direction of the devices where device contacts are formed, including first edge portions of the unit layers at the first direction, of which the borders gradually retreat with increase of level height. The elevation angle from the border of the first edge portion of the bottom unit layer to that of the top one is a first angle. The second stair structure includes second edge portions of the unit layers at a second direction. The variation of border position of the second edge portion with increase of level height is irregular. The elevation angle from the border of the second edge portion of the bottom unit layer to that of the top one is a second angle larger than the first angle.Type: GrantFiled: April 10, 2017Date of Patent: January 29, 2019Assignee: MACRONIX International Co., Ltd.Inventor: Chin-Cheng Yang
-
Patent number: 10192787Abstract: A device having two transistors with dual thresholds, and a method of fabricating the device, including fabricating a silicide source, a conductive layer, and contacts to a plurality of layers of the device, is provided. The device has a core and a plurality of layers that surround the core in succession, including a first layer, a second layer, a third layer, and a fourth layer. The device further comprises a first input terminal coupled to the core, the first input terminal being configured to receive a first voltage and a second input terminal coupled to the fourth layer, the second input terminal being configured to receive a second voltage. The device comprises a common source terminal coupled to the core and the fourth layer. A memory device, such as an MTJ, may be coupled to the device.Type: GrantFiled: January 8, 2018Date of Patent: January 29, 2019Assignee: SPIN TRANSFER TECHNOLOGIESInventors: Gian Sharma, Amitay Levi, Kuk-Hwan Kim
-
Patent number: 10192789Abstract: A device having two transistors with dual thresholds, and a method of fabricating the device, including fabricating a silicide source, a conductive layer, and contacts to a plurality of layers of the device, is provided. The device has a core and a plurality of layers that surround the core in succession, including a first layer, a second layer, a third layer, and a fourth layer. The device further comprises a first input terminal coupled to the core, the first input terminal being configured to receive a first voltage and a second input terminal coupled to the fourth layer, the second input terminal being configured to receive a second voltage. The device comprises a common source terminal coupled to the core and the fourth layer. A memory device, such as an MTJ, may be coupled to the device.Type: GrantFiled: January 8, 2018Date of Patent: January 29, 2019Assignee: SPIN TRANSFER TECHNOLOGIESInventors: Gian Sharma, Amitay Levi, Kuk-Hwan Kim
-
Patent number: 10177218Abstract: A diode includes upper and lower electrodes and first and second N-type doped semiconductor substrate portions connected to the lower electrode. A first vertical transistor and a second transistor are formed in the first portion and series-connected between the electrodes. The gate of the first transistor is N-type doped and coupled to the upper electrode. The second transistor has a P channel and has a P-type doped gate. First and second doped areas of the second conductivity type are located in the second portion and are separated by a substrate portion topped with another N-type doped gate. The first doped area is coupled to the gate of the second transistor. The second doped area and the other gate are coupled to the upper electrode.Type: GrantFiled: November 30, 2016Date of Patent: January 8, 2019Assignee: STIMICROELECTRONICS (TOURS) SASInventors: Frédéric Lanois, Alexei Ankoudinov, Vladimir Rodov
-
Patent number: 10177044Abstract: Bulk CMOS RF switches having reduced parasitic capacitance are achieved by reducing the size and/or doping concentration of the switch's N-doped tap (N-Tap) element, which is used to conduct a bias voltage to a Deep N-Well disposed under each switch's P-Type body implant (P-Well). Both the P-Well and the N-Tap extend between an upper epitaxial silicon surface and an upper boundary of the Deep N-well. A low-doping-concentration approach utilizes intrinsic (lightly doped) N-type epitaxial material to provide a body region of the N-Tap element, whereby an N+ surface contact diffusion is separated from an underlying section of the Deep N-well by a region of intrinsic epitaxial silicon. An alternative reduced-size approach utilizes an open-ring deep trench isolation structure that surrounds the active switch region (e.g., the Deep N-well and P-Well), and includes a relatively small-sized N-Tap region formed in an open corner region of the isolation structure.Type: GrantFiled: May 5, 2017Date of Patent: January 8, 2019Assignee: Newport Fab, LLCInventors: Edward J. Preisler, Marco Racanelli, Paul D. Hurwitz
-
Patent number: 10170590Abstract: Provided is a method for forming a semiconductor structure. In one or more embodiments of the invention, the method includes forming a semiconductor fin on a substrate and decreasing a width of the semiconductor fin. The method further includes forming a spacer layer on a surface of the substrate and forming a high dielectric constant layer on exposed surfaces of the semiconductor fin and the spacer layer. The method also includes forming a work function metal layer on the high dielectric constant layer. The method also includes removing portions of the work function metal layer and the high dielectric constant layer to expose portions of the spacer layer. A thickness of the remaining work function metal layer on sidewalls of the semiconductor fin is uniform.Type: GrantFiled: March 2, 2018Date of Patent: January 1, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Xin Miao, Heng Wu, Peng Xu
-
Patent number: 10170501Abstract: A display panel is provided. The display panel includes a substrate including a non-display region containing a thin film transistor, which includes a semiconductor layer; a first insulating layer; a first metal layer; a second insulating layer; a first and second via hole series disposed adjacent to the respective opposite sides of the first metal layer. The first via hole series includes a plurality of first via holes, and the second via hole series includes a plurality of second via holes. A second metal layer includes a first portion and a second portion. The minimum distance between an edge of the first portion and an edge of the first metal layer is a first distance, and the minimum distance between an edge of the second portion and another edge of the first metal layer is a second distance, and the second distance is greater than the first distance.Type: GrantFiled: November 24, 2016Date of Patent: January 1, 2019Assignee: INNOLUX CORPORATIONInventors: Chung-Wen Yen, Hsing-Yi Liang, Te-Yu Lee
-
Patent number: 10170492Abstract: A memory device includes a semiconductor substrate, a first conductive layer, a plurality of second conductive layers, a plurality insulating layers, at least one contact plug and at least one dummy plug. The first conductive layer is disposed on the semiconductor substrate. The insulating layers are disposed on the first conductive layer. The second conductive layers are alternatively stacked with the insulating layers and insulated from the first conductive layer. The contact plug passes through the insulating layers and the second conductive layers, insulates from the second conductive layers and electrically contacts to the first conductive layer. The dummy plug, corresponds to the at least one contact plug, passes through the insulating layers and the second conductive layers, and insulates from the second conductive layers and the first conductive layer.Type: GrantFiled: April 7, 2017Date of Patent: January 1, 2019Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ting-Feng Liao, Yi-Chen Wang
-
Patent number: 10170638Abstract: Parasitic transistor formation under a semiconductor containing nanosheet device is eliminated by providing a dual bottom spacer structure on physically exposed surfaces of a semiconductor substrate after formation of a nanosheet stack of alternating nanosheets of a sacrificial semiconductor material nanosheet and a semiconductor channel material nanosheet on a portion of the semiconductor substrate. The presence of the dual bottom spacer structure prevents bottom up growth of the semiconductor material that provides the S/D regions.Type: GrantFiled: January 23, 2018Date of Patent: January 1, 2019Assignee: International Business Machines CorporationInventor: Alexander Reznicek
-
Patent number: 10164119Abstract: A method of fabricating a vertical field effect transistor comprising that includes forming openings through a spacer material to provide fin structure openings to a first semiconductor material, and forming an inner spacer liner on sidewalls of the fin structure openings. A channel semiconductor material is epitaxially formed on a surface of the first semiconductor material filling at least a portion of the fin structure openings. The spacer material is recessed with an etch that is selective to the inner spacer liner to form a first spacer. The inner spacer liner is removed selectively to the channel semiconductor material. A gate structure on the channel semiconductor material, and a second semiconductor material is formed in contact with the channel semiconductor material.Type: GrantFiled: May 9, 2017Date of Patent: December 25, 2018Assignee: International Business Machines CorporationInventors: Hari V. Mallela, Reinaldo A. Vega, Rajasekhar Venigalla
-
Patent number: 10164063Abstract: The method for forming a semiconductor structure includes forming a protection layer having a first portion and a second portion over a substrate and forming a dummy gate layer over the first portion and the second portion of the protection layer. The method for forming a semiconductor structure further includes patterning the dummy gate layer to form a dummy gate structure over the first portion of the protection layer and forming a spacer on a sidewall of the dummy gate structure over a second portion of the protection layer. The method for forming a semiconductor structure further includes replacing the first portion of the protection layer and the dummy gate structure by a gate dielectric layer and a gate electrode layer. In addition, a thickness of the protection layer is greater than a thickness of the gate dielectric layer.Type: GrantFiled: February 16, 2017Date of Patent: December 25, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Wei Chiang, Po-Hsiung Leu, Ding-I Liu
-
Patent number: 10164037Abstract: A semiconductor device structure is provided. The semiconductor device structure includes a semiconductor substrate having a top surface, a source region, and a drain region. The semiconductor device structure includes a gate structure over the top surface and extending into the semiconductor substrate. The gate structure in the semiconductor substrate is between the source region and the drain region and separates the source region from the drain region. The semiconductor device structure includes an isolation structure in the semiconductor substrate and surrounding the source region, the drain region, and the gate structure in the semiconductor substrate.Type: GrantFiled: March 31, 2017Date of Patent: December 25, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ker-Hsiao Huo, Kong-Beng Thei, Chih-Wen Albert Yao, Fu-Jier Fan, Chen-Liang Chu, Ta-Yuan Kung, Yi-Huan Chen, Yu-Bin Zhao, Ming-Ta Lei, Li-Hsuan Yeh
-
Patent number: 10157986Abstract: A drift layer of a first conductivity type is made of silicon carbide. A body region of a second conductivity type is provided on the drift layer. A source region of the first conductivity type is provided on the body region. A source electrode is connected to the source region. A gate insulating film is provided on side and bottom surfaces of a trench which penetrates the body region and the source region. A gate electrode is provided in the trench with the gate insulating film interposed therebetween. A trench-bottom-surface protective layer of the second conductivity type provided below the bottom surface of the trench in the drift layer is electrically connected to the source electrode. The trench-bottom-surface protective layer has a high-concentration protective layer, and a first low-concentration protective layer provided below the high-concentration protective layer and having an impurity concentration lower than that of the high-concentration protective layer.Type: GrantFiled: November 19, 2015Date of Patent: December 18, 2018Assignee: Mitsubishi Electric CorporationInventors: Rina Tanaka, Yasuhiro Kagawa, Katsutoshi Sugawara, Naruhisa Miura
-
Patent number: 10157923Abstract: Methods of forming semiconductor devices include forming vertical semiconductor channels on a bottom source/drain layer in a first-type region and a second-type region. A gate dielectric layer is formed on sidewalls of the vertical semiconductor channels. A first-type work function layer is formed in the first-type region. A second-type work function layer is formed in both the first-type region and the second-type region. A thickness matching layer is formed in the second-type region such that a stack of layers in the first-type region has a same thickness as a stack of layers in the second-type region. Top source/drain regions are formed on a top portion of the vertical channels.Type: GrantFiled: November 8, 2017Date of Patent: December 18, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ruqiang Bao, Zhenxing Bi, Choonghyun Lee, Zheng Xu
-
Patent number: 10141429Abstract: A transistor includes a substrate having an upper surface, a fin structure protruding from the upper surface of the substrate, a first isolation structure over the upper surface of the substrate, and a second isolation structure. The fin structure extends along a first direction and comprising a lower portion and an upper portion. The first isolation structure surrounds the lower portion of the fin structure. The second isolation structure is at least partially embedded in the upper portion of the fin structure.Type: GrantFiled: May 15, 2017Date of Patent: November 27, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Chung Chen, Fu-Huan Tsai, Feng Yuan
-
Patent number: 10141441Abstract: A method of making a vertical transistor device includes forming a front gate and a back gate opposite a major surface of a substrate. The front gate and the back gate are symmetric and arranged on opposing sides of a channel between the front gate and the back gate. The channel extends from a drain to a source. The method includes disposing a mask to cover the front gate and removing the back gate. The method further includes replacing the back gate with a layer of insulator and another back gate stack. The another back gate stack only covers a junction between the channel and the source, and remaining portions of the back gate are the layer of insulator.Type: GrantFiled: November 14, 2017Date of Patent: November 27, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Xin Miao, Peng Xu, Chen Zhang
-
Patent number: 10134890Abstract: A vertical power switching device, such as a vertical superjunction metal-oxide-semiconductor field-effect-transistor (MOSFET), in which termination structures in the corners of the integrated circuit are stretched to efficiently shape the lateral electric field. Termination structures in the device include such features as doped regions, field plates, insulator films, and high-voltage conductive regions and elements at the applied substrate voltage. Edges of these termination structures are shaped and placed according to a 2nd-order smooth, non-circular analytic function so as to extend deeper into the die corner from the core region of the device than a constant-distance path. Also disclosed are electrically floating guard rings in the termination region, to inhibit triggering of parasitic p-n-p-n structures.Type: GrantFiled: October 17, 2017Date of Patent: November 20, 2018Assignee: D3 Semiconductor LLCInventors: Thomas E. Harrington, III, John V. Spohnheimer, Zhijun Qu
-
Patent number: 10128266Abstract: A semiconductor device includes lower and upper selection lines, a cell gate structure, a lower dummy structure and an upper dummy structure. The cell gate structure is between the lower and upper selection lines and includes cell gate electrodes stacked in a first direction. The lower dummy structure is between the lower selection line and the cell gate structure and includes a lower dummy gate line spaced from a lowermost one of the cell gate electrodes by a first distance. The upper dummy structure is between the upper selection line and the cell gate structure and includes an upper dummy gate line spaced from an uppermost one of the cell gate electrodes by a second distance. The cell gate electrodes are spaced by a third distance less than each of the first and second distances.Type: GrantFiled: May 10, 2017Date of Patent: November 13, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung Hoon Lee, Keejeong Rho, Sejun Park, Jinhyun Shin, Dong-Sik Lee, Woong-Seop Lee
-
Patent number: 10128257Abstract: Disclosed herein is a 3D memory with a select transistor, and method for fabricating the same. The select transistor may have a conductive floating gate, a conductive control gate, a first dielectric between the conductive floating gate and the conductive control gate, and a second dielectric between a body and the conductive floating gate. In one aspect, a uniform gate dielectric is formed using lateral epitaxial growth in a recess adjacent a crystalline semiconductor select transistor body, followed by forming the gate dielectric from the epitaxial growth. Techniques help to prevent, or at least reduce, a leakage current between the select transistor control gate and the select transistor body and/or the semiconductor substrate below the select transistor. Therefore, select transistors having a substantially uniform threshold voltage, on current, and S-factor are achieved. Also, select transistors have a high on-current and a steep sub-threshold slope.Type: GrantFiled: February 27, 2018Date of Patent: November 13, 2018Assignee: SanDisk Technologies LLCInventors: Liang Pang, Jayavel Pachamuthu, Yingda Dong
-
Patent number: 10128254Abstract: A semiconductor device includes a substrate, a first pattern, a first gate electrode, and a second pattern. The first pattern is disposed on the substrate and extends in a first direction substantially vertical to an upper surface of the substrate, and includes a first part, a second part and a third part sequentially disposed on the substrate. The first gate electrode is connected to the second part and extends in a second direction different from the first direction. The second pattern is disposed on the substrate, extends in the first direction, is connected to the first part, and does not contact the first gate electrode.Type: GrantFiled: June 20, 2016Date of Patent: November 13, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dae-Jin Kwon, Kang-Ill Seo
-
Patent number: 10115641Abstract: There are provided a semiconductor arrangement, a method of manufacturing the same, and an electronic device including the semiconductor arrangement. According to an embodiment, the semiconductor arrangement may include a first semiconductor device and a second semiconductor device stacked in sequence on a substrate. Each of the first semiconductor device and the second semiconductor device may include a first source/drain layer, a channel layer and a second source/drain layer stacked in sequence, and a gate stack surrounding a periphery of the channel layer. The channel layer may comprise a semiconductor material different from that of the first source/drain layer and from that of the second source/drain layer.Type: GrantFiled: September 28, 2017Date of Patent: October 30, 2018Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventor: Huilong Zhu
-
Patent number: 10115438Abstract: A sense amplifier construction comprises a first n-type transistor and a second n-type transistor above the first n-type transistor. A third p-type transistor is included and a fourth p-type transistor is above the third p-type transistor. A lower voltage activation line is electrically coupled to n-type source/drain regions that are elevationally between respective gates of the first and second n-type transistors. A higher voltage activation line is electrically coupled to p-type source/drain regions that are elevationally between respective gates of the third and fourth p-type transistors.Type: GrantFiled: August 2, 2017Date of Patent: October 30, 2018Assignee: Micron Technology, Inc.Inventors: Charles L. Ingalls, Scott J. Derner
-
Patent number: 10115595Abstract: A dopant is ion-injected to a semiconductor layer formed of a group III-V compound semiconductor containing nitrogen as a Group V element. A first activation annealing is performed on the semiconductor layer having the ion-injected dopant using a heat-treating furnace under temperature conditions of 700° C. to 900° C. After the first activation annealing is performed, a second activation annealing is performed by allowing a pulsed laser beam to be incident on the semiconductor layer. A dopant activation rate can be improved using the above-described method.Type: GrantFiled: September 23, 2016Date of Patent: October 30, 2018Assignee: SUMITOMO HEAVY INDUSTRIES, LTD.Inventors: Satoru Matsumoto, Teruhisa Kawasaki
-
Patent number: 10103252Abstract: A vertical junction field effect transistor (JFET) is supported by a semiconductor substrate that includes a source region within the semiconductor substrate doped with a first conductivity-type dopant. A fin of semiconductor material doped with the first conductivity-type dopant has a first end in contact with the source region and further includes a second end and sidewalls between the first and second ends. A drain region is formed of first epitaxial material grown from the second end of the fin and doped with the first conductivity-type dopant. A gate structure is formed of second epitaxial material grown from the sidewalls of the fin and doped with a second conductivity-type dopant.Type: GrantFiled: November 28, 2016Date of Patent: October 16, 2018Assignee: STMicroelectronics, Inc.Inventors: Qing Liu, John Hongguang Zhang
-
Patent number: 10103147Abstract: Semiconductor devices and methods of forming the same include forming vertical semiconductor channels on a bottom source/drain layer in a first-type region and a second-type region. A gate dielectric layer is formed on sidewalls of the vertical semiconductor channels. A first-type work function layer is formed in the first-type region. A second-type work function layer is formed in both the first-type region and the second-type region. A thickness matching layer is formed in the second-type region such that a stack of layers in the first-type region has a same thickness as a stack of layers in the second-type region. Top source/drain regions are formed on a top portion of the vertical channels.Type: GrantFiled: May 1, 2017Date of Patent: October 16, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ruqiang Bao, Zhenxing Bi, Choonghyun Lee, Zheng Xu
-
Patent number: 10103222Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type provided on a part of the first semiconductor region, a third semiconductor region of the first conductivity type provided on a part of the second semiconductor region, agate electrode, a first electrode, and a conductive portion. The gate electrode is provided on another part of the second semiconductor region via a gate insulating portion. The first electrode is provided on the third semiconductor region and electrically connected to the third semiconductor region. The conductive portion is provided on another part of the first semiconductor region via a first insulating portion and electrically connected to the first electrode, and includes a portion arranged side by side with the gate electrode in a second direction perpendicular to a first direction from the first semiconductor region to the first electrode.Type: GrantFiled: August 30, 2016Date of Patent: October 16, 2018Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Hiroaki Katou, Syotaro Ono, Masahiro Shimura, Hideyuki Ura
-
Patent number: 10096681Abstract: The subject matter disclosed herein relates to semiconductor power devices, such as silicon carbide (SiC) power devices. In particular, the subject matter disclosed herein relates to disconnected or connected shielding regions that reduce the electric field present between the well regions of neighboring device cells of a semiconductor device under reverse bias. The disclosed shielding regions occupy a widest portion of the JFET region between adjacent device cells such that a distance between a shielding region and well regions surrounding device cell is less than a parallel JFET width between two adjacent device cells, while maintaining a channel region width and/or a JFET region density that is greater than that of a comparable conventional stripe device. As such, the disclosed shielding regions and device layouts enable superior performance relative to a conventional stripe device of comparable dimensions, while still providing similar reliability (e.g.Type: GrantFiled: May 15, 2017Date of Patent: October 9, 2018Assignee: General Electric CompanyInventors: Alexander Viktorovich Bolotnikov, Peter Almern Losee
-
Patent number: 10096687Abstract: Provided are a semiconductor device, the semiconductor device comprise, a substrate which comprises a first surface and a second surface facing the first surface, an epitaxial layer which is formed on the first surface of the substrate and has a first conductivity type, a base region which is formed in the epitaxial layer and has a second conductivity type different from the first conductivity type, a source region which is formed in the base region and has the first conductivity type, a channel region which is formed in the base region to bc separated from the source region and has the first conductivity type and a barrier region which is formed between the source region and the channel region and has the second conductivity type.Type: GrantFiled: May 11, 2017Date of Patent: October 9, 2018Assignee: Hyundai Autron Co., Ltd.Inventors: Tae Youp Kim, Hyuk Woo, Young Joon Kim, Tae Young Park, Han Sin Cho, Yoon Chul Choi
-
Patent number: 10090204Abstract: The disclosure is directed to an integrated circuit structure and methods of forming the same. The integrated circuit structure may include: a set of fins within an ILD layer on a substrate; a first gate dielectric over the substrate and extending along opposing sidewalls of each fin in the set of fins, a metal stack adjacent to the first gate dielectric and on the opposing sidewalls of each fin, the metal stack having a first portion over the substrate and a second portion contacting the first gate dielectric and extending along the opposing sidewalls of each fin, wherein at least the first portion of the metal stack and a portion of the first gate dielectric above the substrate is replaced by another dielectric material; a set of epitaxial regions within the ILD layer; and a conductor within the ILD layer and extending over each epitaxial region.Type: GrantFiled: May 31, 2017Date of Patent: October 2, 2018Assignee: GLOBALFOUNDRIES INC.Inventors: Hui Zang, Jae Gon Lee
-
Patent number: 10090294Abstract: A semiconductor device, including a semiconductor layer of a first conductivity type, having a main surface with a diode trench formed therein, an inner wall insulating film, including a side wall insulating film, formed along side walls of the diode trench, and a bottom wall insulating film, formed along a bottom wall of the diode trench and having a thickness greater than a thickness of the side wall insulating film, and a bidirectional Zener diode, formed on the bottom wall insulating film inside the diode trench and having a pair of first conductivity type portions and at least one second conductivity type portion formed between the pair of first conductivity type portions.Type: GrantFiled: March 3, 2017Date of Patent: October 2, 2018Assignee: ROHM CO., LTD.Inventors: Kenji Nishida, Shinpei Ohnishi, Kentaro Nasu
-
Patent number: 10083971Abstract: A vertical SRAM cell includes a first (1st) inverter having a 1st common gate structure operatively connecting channels of a 1st pull-up (PU) and a 1st pull-down (PD) transistor. A 1st metal contact electrically connects bottom source/drain (S/D) regions of the 1st PU and 1st PD transistors. A second (2nd) inverter has a 2nd common gate structure operatively connecting channels of a 2nd PU and a 2nd PD transistor. A 2nd metal contact electrically connects bottom S/D regions of the 2nd PU and 2nd PD transistors. A 1st cross-coupled contact electrically connects the 2nd common gate structure to the 1st metal contact. The 2nd common gate structure entirely surrounds a perimeter of the 1st cross-coupled contact. A 2nd cross-coupled contact electrically connects the 1st common gate structure to the 2nd metal contact. The 1st common gate structure entirely surrounds a perimeter of the 2nd cross-coupled contact.Type: GrantFiled: July 19, 2017Date of Patent: September 25, 2018Assignee: GLOBALFOUNDRIES Inc.Inventors: Hui Zang, Manfred Eller, Kwan-Yong Lim
-
Patent number: 10084081Abstract: A stacked vertical field effect transistor that has enhanced drive current is provided. The stacked vertical field effect transistor includes a lower functional gate structure located adjacent sidewall surfaces of a lower channel portion of a semiconductor channel material pillar. An upper functional gate structure is located above the lower functional gate structure and adjacent sidewall surfaces of an upper channel portion of the semiconductor channel material pillar. A bottom source/drain region is located beneath the lower functional gate structure, a middle source/drain region is located between the lower functional gate structure and the upper functional gate structure, and a top source/drain region is located above the upper functional gate structure.Type: GrantFiled: January 23, 2017Date of Patent: September 25, 2018Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Xin Miao, Alexander Reznicek
-
Patent number: 10083877Abstract: A two-dimensional array of vertical field effect transistors is provided, which includes a first-tier structure and a second-tier structure. The first-tier structure includes a laterally alternating sequence of semiconductor rail structures and first dielectric isolation rails that alternates along a first horizontal direction. A first gate dielectric and a first gate electrode that laterally extend along a second horizontal direction are disposed between each neighboring pair of a semiconductor rail structure and a first dielectric isolation rail. The second-tier structure includes a laterally alternating sequence of composite rail structures and second dielectric isolation rails that alternates along the second horizontal direction. Each of the composite rail structures includes a laterally alternating plurality of semiconductor pillar structures and dielectric pillar structures.Type: GrantFiled: October 25, 2017Date of Patent: September 25, 2018Assignee: SANDISK TECHNOLOGIES LLCInventors: Michiaki Sano, Tetsuya Yamada
-
Patent number: 10079228Abstract: An electric static discharge (ESD) diode pair is disclosed. The first diode of the device includes a first diode junction portion having vertically orientated and horizontally oriented portions of a first conductivity and a second diode junction portion of a second conductivity in direct contact with both of the vertically orientated and horizontally orientated portions of the first diode junction portion. The second diode of the device includes a first diode junction portion having vertically orientated and horizontally oriented portions of a second conductivity and a second diode junction portion having a first conductivity in direct contact with both of the vertically orientated and horizontally orientated portions of the first diode junction portion. A common electrical contact is in direct contact first diode junction portion for each of the first diode and the second diode.Type: GrantFiled: March 20, 2017Date of Patent: September 18, 2018Assignee: International Business Machines CorporationInventors: Karthik Balakrishnan, Bahman Hekmatshoartabari, Alexander Reznicek, Jeng-Bang Yau
-
Patent number: 10079230Abstract: A vertical semiconductor device is formed in a semiconductor layer having a first surface, a second surface and background doping. A first doped region, doped to a conductivity type opposite that of the background, is formed at the second surface of the semiconductor layer. A second doped region of the same conductivity type as the background is formed at the second surface of the semiconductor layer, inside the first doped region. A portion of the semiconductor layer is removed at the first surface, exposing a new third surface. A third doped region is formed inside the semiconductor layer at the third surface. Electrical contact is made at least to the second doped region (via the second surface) and the third doped region (via the new third surface). In this way, vertical DMOS, IGBT, bipolar transistors, thyristors, and other types of devices can be fabricated in thinned semiconductor, or SOI layers.Type: GrantFiled: August 18, 2016Date of Patent: September 18, 2018Assignee: QUALCOMM IncorporatedInventors: Michael A. Stuber, Stuart B. Molin
-
Patent number: 10079267Abstract: A gate dielectric layer and a gate electrode layer are formed around semiconductor pillars. The gate electrode layer is patterned to remove top portions that protrude above the semiconductor pillars and divided into multiple strips. Each strip constitutes a gate electrode line including a horizontal layer portion and a plurality of surrounding portions that entirely laterally surround respective channel regions of the semiconductor pillars to form wrap gate vertical select field effect transistors. Vertical stacks of memory elements and alternating layer stacks including a vertically alternating sequence of insulating strips and electrically conductive word line strips are formed above the vertical field effect transistors. Vertical bit lines can be formed inside the vertical stacks of memory elements.Type: GrantFiled: June 26, 2017Date of Patent: September 18, 2018Assignee: SANDISK TECHNOLOGIES LLCInventors: Chao Feng Yeh, Tian Chen Dong
-
Patent number: 10074667Abstract: A semiconductor memory device includes a first memory cell array layer includes a first memory cell array region, in which memory cells are 3-dimensionally arrayed, and a first and second surface wiring layer connected to the memory cells. A second memory cell array layer includes second memory cell array region, in which memory cells are 3-dimensionally arrayed, and a third and fourth surface wiring layer connected to the second plurality of memory cells. The first memory cell array layer and the second memory cell array layer are bonded to each other such that the second surface wiring layer and the third surface wiring layer face each other and are bonded to each other. The first and second memory cell array regions overlap each other as viewed from a direction orthogonal to a layer plane.Type: GrantFiled: August 28, 2017Date of Patent: September 11, 2018Assignee: Toshiba Memory CorporationInventors: Kazuyuki Higashi, Kazumichi Tsumura, Ryota Katsumata, Fumitaka Arai
-
Patent number: 10074728Abstract: A semiconductor device comprises: a gate insulating film 190 stacked on a semiconductor layer 130; and a gate electrode layer 230 stacked on the gate insulating film 190 and provided to apply a voltage via the gate insulating film 190 for formation of a channel in the semiconductor layer 130. The gate insulating film 190 includes: a first insulation film 192 stacked on the semiconductor layer 130; and a second insulation film 194 between the first insulation film 192 and the gate electrode layer 230. When ?1 and ?2 respectively represent relative permittivities of the first and second insulation film 192, 194, d1 [nm] and d2 [nm] represent film thicknesses of the first and second insulation film 192, 194, and Vmax [V] represents a rated voltage applicable to the gate electrode layer 230, the semiconductor device is configured to satisfy ?1<?2 and meet (C1): V ? max d ? ? 1 + ? ? ? 1 ? ? ? 2 · d ? ? 2 ? 21 ? [ MV ? / ? cm ] .Type: GrantFiled: September 30, 2016Date of Patent: September 11, 2018Assignee: TOYODA GOSEI CO., LTD.Inventors: Toru Oka, Takahiro Sonoyama
-
Patent number: 10069017Abstract: A diode includes an n type semiconductor layer including an n type cathode layer and an n type drift layer that has an impurity concentration lower than the n type cathode layer and that is disposed on the n type cathode layer, a p type anode layer disposed at a surface part of the n type drift layer, a p type hole implantation layer selectively disposed at the n type cathode layer, an anode electrode electrically connected to the p type anode layer, and a cathode electrode electrically connected to the n type cathode layer and to the p type hole implantation layer, and the p type hole implantation layer has a diameter of 20 ?m or more.Type: GrantFiled: March 24, 2017Date of Patent: September 4, 2018Assignee: ROHM CO., LTD.Inventor: Shinya Umeki
-
Patent number: 10062777Abstract: A semiconductor device having a vertical drain extended MOS transistor may be formed by forming deep trench structures to define vertical drift regions of the transistor, so that each vertical drift region is bounded on at least two opposite sides by the deep trench structures. The deep trench structures are spaced so as to form RESURF regions for the drift region. Trench gates are formed in trenches in the substrate over the vertical drift regions. The body regions are located in the substrate over the vertical drift regions.Type: GrantFiled: April 12, 2017Date of Patent: August 28, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Marie Denison, Sameer Pendharkar, Guru Mathur
-
Patent number: 10050154Abstract: A vertical JFET with a ladder termination may be made by a method using a limited number of masks. A first mask is used to form mesas and trenches in active cell and termination regions simultaneously. A mask-less self-aligned process is used to form silicide source and gate contacts. A second mask is used to open windows to the contacts. A third mask is used to pattern overlay metallization. An optional fourth mask is used to pattern passivation. Optionally the channel may be doped via angled implantation, and the width of the trenches and mesas in the active cell region may be varied from those in the termination region.Type: GrantFiled: January 13, 2017Date of Patent: August 14, 2018Assignee: United Silicon Carbide, Inc.Inventors: Zhongda Li, Anup Bhalla
-
Patent number: 10050126Abstract: A method comprises providing a substrate with a second conductivity type, growing a first epitaxial layer having the second conductivity type, growing a second epitaxial layer having a first conductivity type, forming a trench in the first epitaxial layer and the second epitaxial layer, forming a gate electrode in the trench, applying an ion implantation process using first gate electrode as an ion implantation mask to form a drain-drift region, forming a field plate in the trench, forming a drain region in the second epitaxial layer, wherein the drain region has the first conductivity type and forming a source region in the first epitaxial layer, wherein the source region has the first conductivity type, and wherein the source region is electrically coupled to the field plate.Type: GrantFiled: April 18, 2017Date of Patent: August 14, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Chih Su, Hsueh-Liang Chou, Chun-Wai Ng, Ruey-Hsin Liu
-
Patent number: 10038056Abstract: A method for fabricating a semiconductor device is disclosed. A plurality of trenches is formed at a predetermined cell pitch in an upper surface portion of a substrate. A first insulation film is formed on the substrate. A gate electrode is formed and partially filled within each trench. A first conductivity type region is formed in the upper surface portion of the substrate between the trenches. A second conductivity type region is formed in a side surface of the substrate between the trenches and the first conductivity type region. A second insulation film is formed covering the gate electrode within each trench, wherein an upper surface of the second insulation film is positioned lower than an upper surface of the substrate. A source metal layer is formed on the second insulation film and electrically connected to the first conductivity type region and the second conductivity type region.Type: GrantFiled: December 12, 2016Date of Patent: July 31, 2018Assignee: MagnaChip Semiconductor, Ltd.Inventors: Soo Chang Kang, Seung Hyun Kim, Dae Won Hwang, Yong Won Lee