Combined With Bipolar Transistor Patents (Class 257/370)
-
Patent number: 6800908Abstract: Briefly, in accordance with one embodiment of the invention, an integrated circuit has a voltage generator that selectively increases the voltage potential on the channel region of a transistor relative to the source region of the transistor. The voltage potential may be provided to a diffusion region in the well regions with transistors.Type: GrantFiled: September 25, 2002Date of Patent: October 5, 2004Assignee: Intel CorporationInventor: Mark E. Schuelein
-
Patent number: 6798024Abstract: A low temperature coefficient resistor (TCRL) has some unrepaired ion implant damage. The damaged portion raises the resistance and renders the resistor less sensitive to operating temperature fluctuations A polysilicon thin film low temperature coefficient resistor and a method for the resistor's fabrication overcomes the coefficient of resistance problem of the prior art, while at the same time eliminating steps from the BiCMOS fabrication process, optimizing bipolar design tradeoffs, and improving passive device isolation. A low temperature coefficient of resistance resistor (TCRL) is formed on a layer of insulation, typically silicon dioxide or silicon nitride, the layer comprising polysilicon having a relatively high concentration of dopants of one or more species. An annealing process is used for the implanted resistor which is shorter than that for typical prior art implanted resistors, leaving some intentional unannealed damage in the resistor.Type: GrantFiled: June 29, 2000Date of Patent: September 28, 2004Assignee: Intersil Americas Inc.Inventors: Donald Hemmenway, Jose Delgado, John Butler, Anthony Rivoli, Michael D. Church, George V. Rouse, Lawrence G. Pearce, George S. Bajor
-
Patent number: 6770941Abstract: The invention provides a method of producing a semiconductor device conforming to plural supply voltage specifications without increasing the chip size and the production cost, while the device achieves a high-speed performance. The method includes plural processes for forming plural types of MOS transistors supplied with different power supply voltages in correspondence with external power supply voltages, which are comprised of a first process common to the plural types of MOS transistors, a second process following the first process, which is different by each of the plural types of MOS transistors, and a third process following the second process, which is common to the plural types of MOS transistors.Type: GrantFiled: December 5, 2001Date of Patent: August 3, 2004Assignee: Renesas Technology CorporationInventors: Masao Shinozaki, Takashi Akioka, Kinya Mitsumoto
-
Patent number: 6762464Abstract: An SOI connection for connecting source/drain regions of one transistor to source/drain regions of another transistor without the use of overlying metal. The regions abut, and a salicide interconnects the regions.Type: GrantFiled: September 17, 2002Date of Patent: July 13, 2004Assignee: Intel CorporationInventors: Clair Webb, Mark Bohr
-
Patent number: 6762465Abstract: A semiconductor device 1000 may include first and second switch elements 1000A and 1000B formed in first and second element forming regions 16a and 16b of a SOI layer 10a, respectively. The first and second switch elements 1000A and 1000B form a BiCMOS inverter circuit, and each includes a field effect transistor and a bi-polar transistor. A first p-type body region 50a is electrically connected to an n-type source region 120. The first p-type body region 50a is electrically connected to a first p-type base region 220. A second n-type body region 54a is electrically connected to a second n-type collector region 430. A p-type drain region 330 is electrically connected to a second p-type base region 420.Type: GrantFiled: January 18, 2002Date of Patent: July 13, 2004Assignee: Seiko Epson CorporationInventor: Akihiko Ebina
-
Publication number: 20040129983Abstract: An electrostatic discharge (ESD) protection circuit that includes an transistor with a gate electrode isolated from the semiconductor substrate. The transistor can be an insulated gate bipolar transistor (IGBT) connected between an integrated circuit (IC) pad and ground. The IGBT includes a parasitic thyristor that latches when the voltage at the pad exceeds a threshold level and does not turn off until the charge at the pad is dissipated, thereby preventing electrostatic damage to the IC.Type: ApplicationFiled: September 19, 2003Publication date: July 8, 2004Applicant: Micrel, IncorporatedInventor: Shekar Mallikarjunaswamy
-
Patent number: 6747319Abstract: A semiconductor device including multiple high-voltage drive transistors in its output section is improved in electrostatic withstand voltage by connecting electrostatic protection transistors in parallel with the high-voltage drive transistors connected to the output pads. The drain withstand voltage of the electrostatic protection transistors is made lower than the drain withstand voltage of the high-voltage drive transistors. In addition, the channel length of electrostatic protection transistors is made short to enable efficient bipolar operation of the electrostatic protection transistors.Type: GrantFiled: March 9, 2001Date of Patent: June 8, 2004Assignee: Seiko Instruments Inc.Inventors: Yoshikazu Kojima, Kazutoshi Ishii, Masaaki Kamiya, Yasuhiro Moya
-
Patent number: 6744107Abstract: An electrostatic discharge protection circuit. The electrostatic discharge protection circuit utilizes the non-uniform triggering of multi-finger gate-grounded NMOS. The source of the finger which has the potential to trigger on is coupled to the base terminal of all the parasitic bipolar transistor of all the other multi-finger gate-ground NMOS structures. Thus, the finger which has the potential to be triggered can be used as a triggering device to trigger the other finger devices during an ESD event. By using this method, the ESD protection NMOS or PMOS, realized with multi-finger layout structure, can be uniformally triggered on to discharge ESD current. Therefore, it can have a high ESD robustness in a small layout area.Type: GrantFiled: December 23, 2002Date of Patent: June 1, 2004Assignee: Silicon Integrated Systems Corp.Inventors: Ming-Dou Ker, Kuo-Chun Hsu, Wen-Yu Lo
-
Patent number: 6744101Abstract: A field effect transistor (FET) structure, and method for making the same, which further suppresses short-channel effects based on variations within the gate dielectric itself. The FET structure utilizes non-uniform gate dielectrics to alter the vertical electric field presented along the channel. The thickness and/or dielectric constant of the gate dielectric is varied along the length of the channel to present a vertical electric field which varies in a manner that tends to reduce the short-channel effects and gate capacitances.Type: GrantFiled: March 15, 2001Date of Patent: June 1, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Wei Long, Yowjuang William Liu, Don Wollesen
-
Patent number: 6737709Abstract: A semiconductor device suppressing the lateral diffusion of impurities doped in a PMOS and NMOS and shortening the distance between the PMOS and NMOS to reduce the size of the semiconductor device, including PMOS and NMOS formation regions isolated by an element isolation region; a p-type gate electrode arranged on the PMOS formation region; an n-type gate electrode arranged on the NMOS formation region; and first and second impurity storage regions arranged in a direction different from that of the arrangement of the p-type and n-type gate electrodes. An end of the first impurity storage region is connected to the p-type gate electrode, an end of the second impurity storage region is connected to the n-type gate electrode, and the other ends of the first and second impurity storage regions are electrically connected.Type: GrantFiled: December 14, 1998Date of Patent: May 18, 2004Assignee: Sony CorporationInventor: Hajime Nakayama
-
Patent number: 6737721Abstract: A semiconductor device has an isolation area having a shallow trench isolation (STI) structure for isolating device areas for transistor elements. The isolation area for a bipolar transistor has a first annular trench encircling a n-type collector well, a second annular trench encircling the first annular trench and an annular p-type diffused region disposed between the first annular trench and the second annular trench while in contact with the annular trenches. The plurality of isolation trenches in a single isolation area prevents a dishing portion of the substrate after a CMP process without causing a short-circuit failure.Type: GrantFiled: October 18, 2000Date of Patent: May 18, 2004Assignee: NEC Electronics CorporationInventor: Hisamitsu Suzuki
-
Patent number: 6734500Abstract: A semiconductor device 1000 may include an element isolation region 14, an n-type field effect transistor 100 and an npn-type bipolar transistor 200 formed on a SOI substrate 10. A p-type body region 50a may be electrically connected to an n-type source region 120. The p-type body region 50a may be electrically connected to a p-type base region 220. An n-type drain region 130 may be electrically connected to an n-type collector region 230. An n-type source region 120 may be formed structurally isolated from an n-type emitter region 210.Type: GrantFiled: December 14, 2001Date of Patent: May 11, 2004Assignee: Seiko Epson CorporationInventor: Akihiko Ebina
-
Patent number: 6724045Abstract: In a semiconductor device having a semiconductor element having a plurality of SOI-Si layers, the height of element isolation regions from the surface of the semiconductor substrate are substantially equal to each other. Alternatively, the element isolation regions are formed at the equal height on the semiconductor substrate and then a plurality of SOI-Si layers appropriately different in thickness are formed. In this manner, it is possible to obtain element isolation regions having substantially the same height from the semiconductor substrate and desired element regions having SOI-Si layers different in height. The thickness of a single crystalline silicon film (SOI-Si layer) may be appropriately changed by another method which includes depositing an amorphous silicon film and applying a heat processing to form an epi layer, and removing an unnecessary portion.Type: GrantFiled: November 16, 2000Date of Patent: April 20, 2004Assignee: Kabushiki Kaisha ToshibaInventor: Yukihiro Ushiku
-
Patent number: 6724043Abstract: There is disclosed a semiconductor device comprising: at least one cell comprising a base region (32) of a first conductivity type having disposed therein at least one emitter region (36a, 36b) of a second conductivity type; a first well region (22) of a second conductivity type; a second well region (2a) of a first conductivity type; a drift region (24) of a second conductivity type; a collector region (14) of a first conductivity type; a collector contact (16) in which each cell is disposed within the first well region (22) and the first well region (22) is disposed within the second well-region (20); the device further comprising: a first gate (61) disposed over a base region (32) so that a MOSFET channel can be formed between an emitter region (36a, 36b) and the first well region (22); the device further comprising: a second gate disposer over the second well region (20) so that a MOSFET channel can be formed between the first well region (22) and the drift region (24).Type: GrantFiled: August 22, 2002Date of Patent: April 20, 2004Assignee: De Montfort UniversityInventor: Sankara Narayanan Ekkanath Madathil
-
Patent number: 6720627Abstract: A semiconductor device and a fabrication method thereof are disclosed. A silicon nitride film is formed over a silicon semiconductor substrate. Impurity ions are then implanted into desired areas of the silicon semiconductor substrate, so that nitrogen atoms and silicon atoms from the silicon nitride film are incorporated into the surface of the silicon semiconductor substrate together with introduction of impurity ions. The silicon semiconductor substrate has a minimized content of oxygen mixed thereinto and restored crystal defects filled by nitrogen atoms upon implanting of impurity ions. The fabricated semiconductor device is free from a trade-off relation between gate-electrode depletion and junction current leakage, and short-channel effects.Type: GrantFiled: October 30, 2000Date of Patent: April 13, 2004Assignee: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Masayuki Nakano, Shigeki Hayashida, Seizou Kakimoto, Toshimasa Matsuoka
-
Publication number: 20040051147Abstract: An improved NPN bipolar transistor integratable with CMOS FET processing is achieved. The transistor is formed on a substrate using a CMOS process and one additional masking and implant step. The CMOS N wells are used to form the collector contacts (reachthrough) and the P wells are used to form the base. N doped third wells are formed under the N wells, P wells, and shallow trench isolation regions to provide subcollectors. Since the P wells are not implanted through the STI, basewidths are reduced and current gain is increased. Gate electrode masking elements, formed over the base, separate the emitter and base contact regions, improving the emitter-to-base breakdown voltage. The CMOS source/drain N type implants then form emitters in the emitter regions and ohmic contacts in the collector contacts. The source/drain P type implants form the ohmic base contacts to complete the bipolar transistor.Type: ApplicationFiled: September 4, 2003Publication date: March 18, 2004Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: Shesh Mani Panday, Alan Shafi, Yona Ju
-
Patent number: 6707114Abstract: A method of processing a semiconductor wafer and an associated semiconductor wafer arrangement which inhibits “punch through” and increases the yield of functional semiconductor wafers during the fabrication thereof is disclosed.Type: GrantFiled: December 16, 2002Date of Patent: March 16, 2004Assignee: LSI Logic CorporationInventors: Charles E. May, Hemanshu Bhatt
-
Patent number: 6703685Abstract: The invention relates to a process of forming a compact bipolar junction transistor (BJT) that includes forming a self-aligned collector tap adjacent the emitter stack and an isolation structure. A base layer is formed from epitaxial silicon that is disposed in the substrate.Type: GrantFiled: December 10, 2001Date of Patent: March 9, 2004Assignee: Intel CorporationInventors: Shahriar Ahmed, Mark Bohr, Stephen Chambers, Richard Green
-
Patent number: 6703283Abstract: A process for forming at least one interface region between two regions of semiconductor material. At least one region of dielectric material comprising nitrogen is formed in the vicinity of at least a portion of a boundary between the two regions of semiconductor material, thereby controlling electrical resistance at the interface.Type: GrantFiled: February 4, 1999Date of Patent: March 9, 2004Assignee: International Business Machines CorporationInventors: Arne W. Ballantine, Douglas D. Coolbaugh, Jeffrey Gilbert, Joseph R. Greco, Glenn R. Miller
-
Patent number: 6683352Abstract: A metal oxide semiconductor field effect transistor structure is disclosed. A p-shape gate, disposed over a semiconductor substrate. A gate dielectric layer is disposed in between the p-shape gate and the semiconductor substrate. A drain region is disposed within the semiconductor substrate, wherein the drain region is surrounded by the p-shape gate. A source region is disposed within the semiconductor substrate, wherein the source region surrounds the p-shape gate. A silicide structure is disposed on the source/drain regions and the p-shape gate.Type: GrantFiled: February 15, 2002Date of Patent: January 27, 2004Assignee: Macronix International Co., Ltd.Inventors: Tsung-Hsuan Hsieh, Yao-Wen Chang, Tao-Cheng Lu
-
Patent number: 6670229Abstract: A bipolar transistor is produced by processes employed in the manufacture of CMOS nonvolatile memory devices, and is part of an integrated circuit. The integrated circuit includes a semiconductor substrate having a first type of conductivity, a PMOS transistor formed in said substrate, an NMOS transistor formed in said substrate, and the bipolar transistor.Type: GrantFiled: February 15, 2002Date of Patent: December 30, 2003Assignee: STMicroelectronics S.r.l.Inventors: Loris Vendrame, Paolo Ghezzi
-
Patent number: 6667519Abstract: A mixed technology microcircuit including a first circuit fabricated on a first layer with a first technology and a second circuit fabricated on a second layer with a second technology. In the illustrative embodiment, the first circuit is fabricated with silicon germanium (SiGe) technology and the second circuit is fabricated with complementary metal-oxide semiconductor (CMOS) technology. In an illustrative application, the first circuit includes a high-speed data receiver and a high-speed data transmitter. In the illustrative implementation, the data receiver includes a line receiver, a data and clock recovery circuit, and a demultiplexer and the data transmitter includes a multiplexer, a data and clock encoding circuit, and a line driver.Type: GrantFiled: July 20, 2001Date of Patent: December 23, 2003Assignee: Raytheon CompanyInventors: William D. Farwell, Lloyd F. Linder, Clifford W. Meyers, Michael D. Vahey
-
Patent number: 6667521Abstract: A process for forming a bipolar transistor with a raised extrinsic base, an emitter, and a collector integrated with a CMOS circuit with a gate. An intermediate semiconductor structure is provided having CMOS and bipolar areas. An intrinsic base layer is provided in the bipolar area. A base oxide is formed across, and a sacrificial emitter stack silicon layer is deposited on, both the CMOS and bipolar areas. A photoresist is applied to protect the bipolar area and the structure is etched to remove the sacrificial layer from the CMOS area only such that the top surface of the sacrificial layer on the bipolar area is substantially flush with the top surface of the CMOS area. Finally, a polish stop layer is deposited having a substantially flat top surface across both the CMOS and bipolar areas suitable for subsequent chemical-mechanical polishing (CMP) to form the raised extrinsic base.Type: GrantFiled: October 29, 2002Date of Patent: December 23, 2003Assignee: International Business Machines CorporationInventors: David C. Ahlgren, Gregory G. Freeman, Feng Yi Huang, Adam D. Ticknor
-
Patent number: 6667202Abstract: A semiconductor device which has: a bipolar transistor having a collector region of a second conductivity type formed from the surface of a semiconductor substrate of a first conductivity type, a base region of a first conductivity type formed from the surface of the collector region, and an emitter region of a second conductivity type formed from the surface of the base region; a collector extraction region that is separated by an insulating layer and is formed in the collector region except the base region; a concave portion in the collector extraction region that is formed up to a depth where the collector region has a peak concentration in impurity distribution; and a collector extraction electrode that is connected with the collector region to extract ohmic-connecting to the bottom of the concave portion.Type: GrantFiled: May 11, 2001Date of Patent: December 23, 2003Assignee: NEC Electronics CorporationInventor: Hisamitsu Suzuki
-
Patent number: 6657262Abstract: An electronic device, integrated monolithically in a semiconductor substrate and comprising a bipolar transistor connected in series to at least one MOS transistor, the bipolar transistor having a base region that includes a first buried region and a first diffused region extending continuously from the substrate surface down to the buried region, and the diffused region is bordered by an isolation trench region extending in the buried region.Type: GrantFiled: March 30, 2001Date of Patent: December 2, 2003Assignee: STMicroelectronics S.r.l.Inventor: Davide Patti
-
Publication number: 20030213999Abstract: Disclosed are structures and a method to increase the power dissipation of an output pad of an integrated circuit during electrostatic discharge (ESD) by preventing ESD current from flowing through resistive means between that output pad and an internal circuit. By splitting the active region and thereby creating a bipolar transistor which connects directly to the output pad, the resistive means is shunted when the bipolar transistor together with an already existing parasitic bipolar transistor conduct during ESD. Current flow in the resistive means is therefore eliminated and with it damaging power dissipation.Type: ApplicationFiled: June 3, 2003Publication date: November 20, 2003Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Jian-Hsing Lee, Shui-Hun Chen, Jiaw-Ren Shih
-
Patent number: 6649982Abstract: Form a semiconductor device with dielectric, isolation structures in a top surface of a silicon semiconductor substrate, separating the substrate into emitter, NMOS and PMOS areas. Form a gate oxide layer above the isolation structures on the top surface of the silicon semiconductor substrate. Form a conductive polysilicon layer above the thin silicon oxide layer. Mask the NMOS and PMOS regions of the substrate with an emitter mask having a window over the emitter area of the substrate. Ion implant emitter dopant into a portion of the conductive polysilicon layer over the emitter area of the substrate through the window in the emitter mask. Strip the emitter mask. Anneal the substrate including the thin silicon oxide layer, and the polysilicon layer to drive the dopant into an emitter region in the emitter area in the substrate. Form doped source/drain regions and a base in the emitter area of the substrate.Type: GrantFiled: June 4, 2001Date of Patent: November 18, 2003Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Yang Pan, Erzhuang Liu
-
Patent number: 6649983Abstract: A vertical bipolar transistor is described which utilizes ion implantation steps which are used to form an nMOS field effect device and a pMOS field effect device. The implantation steps form an n-well, a p-well region, a pocket base region and an emitter region which are vertically oriented within a semiconductor substrate. The resulting bipolar device may have a significant relative gain and is constructed with no additional mask steps.Type: GrantFiled: November 30, 2001Date of Patent: November 18, 2003Assignee: Texas Instruments IncorporatedInventor: Amitava Chatterjee
-
Patent number: 6646311Abstract: A vertical bipolar transistor is described which utilizes ion implantation steps which are used to form an nMOS field effect device and a pMOS field effect device. The implantation steps form an n-well, a channel stop p-well region and emitter region which are vertically oriented within a semiconductor substrate. The resulting bipolar device is junction isolated from other circuits formed on the substrate by a p-well region.Type: GrantFiled: September 30, 2002Date of Patent: November 11, 2003Assignee: Texas Instruments IncorporatedInventor: Amitava Chatterjee
-
Patent number: 6642120Abstract: A semiconductor circuit is provided which has a high breakdown voltage and is capable of outputting a large current. Field transistors (Q1, Q11) are cross-coupled. The gate of the first field transistor (Q1) and the drain of the second field transistor (Q11) are not directly connected to the drain of an MOS transistor (Q4) but are connected to the base of a bipolar transistor (Q12). The second field transistor (Q11) has its source connected to the collector of the bipolar transistor (Q12) and the MOS transistor (Q4) has its drain connected to the emitter of the bipolar transistor (Q12). When the current amplification factor of the bipolar transistor (Q12) is taken as &bgr;, then the current of the output (SO) can be increased approximately &bgr; times.Type: GrantFiled: July 31, 2002Date of Patent: November 4, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Tomohide Terashima
-
Publication number: 20030203559Abstract: The invention concerns a BI-CMOS process, in which Field-Effect Transistors (FETs) and Bipolar Junction Transistors (BJTs) are manufactured on a common substrate. In several processing steps, FET structures are formed simultaneously with BJT structures. For example, in one step, polysilicon gate electrodes for the FETs and polysilicon emitters for the BJTs are formed simultaneously. In another aspect of the invention, a polysilicon layer is used to reduce channeling which would otherwise occur during an implant step.Type: ApplicationFiled: May 1, 2003Publication date: October 30, 2003Inventor: Steven S. Lee
-
Patent number: 6635935Abstract: In a semiconductor device, first gate electrodes contributing to transistor operations and second gate electrodes not contributing to the transistor operations each have the same gate length, share the common gate length direction, and are arranged in the same pitch. The first gate electrodes and the second gate electrodes are all made to extend, in the gate width direction, beyond the longest active region width. With such a configuration, it is possible to provide a semiconductor device having a pattern structure that will not cause performance degradation of transistors when designing a semiconductor integrated circuit within a semiconductor device.Type: GrantFiled: March 28, 2001Date of Patent: October 21, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hiroshi Makino
-
Patent number: 6633069Abstract: A bipolar transistor has metal silicide as a base lead-out electrode instead of conventional polysilicon, and the metal silicide film extends to an edge of an etching stopper layer, to reduce an emitter resistance and restrain an occurrence of an emitter plug effect. Such bipolar transistor can be utilized in a CMOS semiconductor device.Type: GrantFiled: May 20, 1998Date of Patent: October 14, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Hideaki Nii, Chihiro Yoshino
-
Patent number: 6624497Abstract: An N type buried layer is formed, in one embodiment, by a non selective implant on the surface of a wafer and later diffusion. Subsequently, the wafer is masked and a selective P type buried layer is formed by implant and diffusion. The coefficient of diffusion of the P type buried layer dopant is greater than the N type buried layer dopant so that connections can be made to the P type buried layer by P wells which have a lower dopant concentration than the N buried layer.Type: GrantFiled: February 25, 2002Date of Patent: September 23, 2003Assignee: Intersil Americas, IncInventor: James D. Beasom
-
Patent number: 6624482Abstract: The present invention creates a useful BJT by increasing the gain associated with the parasitic BJT on an SOI or bulk type MOSFET. This is done by masking those manufacturing steps that minimize the BJT's beta value, by intentionally increasing the beta value of the BJT, and by driving the base of the BJT with the circuit. Once the gain is increased sufficiently, the BJT may be used productively in the circuit. Because the physical structure of the BJT is already part of the silicon water, its productive use does not require additional space.Type: GrantFiled: February 22, 2002Date of Patent: September 23, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventor: Jonathan P Lotz
-
Publication number: 20030155619Abstract: A semiconductor device which has complementary logic gates, including: a field effect transistor 101 having a first conductivity type channel, a first conductivity type well region 202 formed on a semiconductor substrate 102, a second conductivity type channel layer 203 formed on the surface of the region 202, a first wire 112 that connects an end 204 of the second conductivity type channel layer 203 to a first conductivity type drain region 106, a second wire 208 that connects the other end 205 of the second conductivity type channel layer 203, and a third wire 208 that connects the first conductivity type well region 202 to a second power source that has the same polarity as a first power source; and manufacturing method thereof. This semiconductor device and manufacturing method enables low power consumption and simple control of threshold voltage values as well as avoiding increases in the number of manufacturing processes.Type: ApplicationFiled: February 19, 2003Publication date: August 21, 2003Inventor: Tsutomu Imoto
-
Publication number: 20030146477Abstract: Complementary bipolar transistors are fabricated on a semiconductor wafer by forming, on an upper surface of the semiconductor wafer, a first electrode corresponding to a first transistor, and a second electrode corresponding to a second transistor which is complementary to the first transistor. A first impurity is selectively introduced into the first and second electrodes. Then, a third electrode corresponding to the first transistor if formed, the third electrode being self-aligned with and electrically isolated from the first electrode, and a fourth electrode is formed corresponding to the second transistor, the fourth electrode being self-aligned with and electrically isolated from the second electrode. A second impurity is selectively introduced into the third and fourth electrodes.Type: ApplicationFiled: February 1, 2002Publication date: August 7, 2003Inventor: Thomas J. Krutsick
-
Patent number: 6600199Abstract: The preferred embodiment of the present invention provides a buried layer that improves the latch up immunity of digital devices while providing isolation structures that provide noise isolation for both the digital and analog devices. The buried layer of the preferred embodiment is formed to reside within or below the subcollector region in the transistor. Additionally, in the preferred embodiment the subcollector is isolated from buried layer outside the transistor region by deep isolation trenches formed at the edges of the subcollector. Additionally, an array of deep isolation trenches provides increased isolation between devices where needed. Thus, the preferred embodiment of the present invention provides an integrated circuit structure and method that provides improved latchup immunity while also providing improved noise tolerance.Type: GrantFiled: December 29, 2000Date of Patent: July 29, 2003Assignee: International Business Machines CorporationInventors: Steven H. Voldman, Robb A. Johnson, Louis D. Lanzerotti, Stephen A. St. Onge
-
Publication number: 20030116807Abstract: An insulated gate bipolar transistor includes a first semiconductor layer of a first conductivity type, a second semiconductor layer of a second conductivity type formed on a top surface of the first semiconductor layer, a base layer of the first conductivity type formed on a top surface of the second semiconductor layer, a plurality of gate electrodes each of which is buried in a trench with a gate insulation film interposed therebetween, the trench being formed in the base layer to a depth reaching said second semiconductor layer from a surface of the base layer, each the gate electrode having an upper surface of a rectangular pattern with different widths in two orthogonal directions, the gate electrodes being disposed in a direction along a short side of the rectangular pattern, and emitter layers of the second conductivity type formed in the surface of the base layer to oppose both end portions of each the gate electrode in a direction along a long side of the rectangular pattern.Type: ApplicationFiled: November 19, 2002Publication date: June 26, 2003Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Tadashi Matsuda
-
Publication number: 20030111694Abstract: A semiconductor circuit is provided which has a high breakdown voltage and is capable of outputting a large current. Field transistors (Q1, Q11) are cross-coupled. The gate of the first field transistor (Q1) and the drain of the second field transistor (Q11) are not directly connected to the drain of an MOS transistor (Q4) but are connected to the base of a bipolar transistor (Q12). The second field transistor (Q11) has its source connected to the collector of the bipolar transistor (Q12) and the MOS transistor (Q4) has its drain connected to the emitter of the bipolar transistor (Q12). When the current amplification factor of the bipolar transistor (Q12) is taken as &bgr;, then the current of the output (SO) can be increased approximately &bgr; times.Type: ApplicationFiled: July 31, 2002Publication date: June 19, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventor: Tomohide Terashima
-
Patent number: 6576962Abstract: A CMOS SRAM cell with prescribed power-on data state having first and second cross-coupled inverters each defined by serially connected complementary MOS transistors (T1/T2; T3/T4) serially connected between Vdd and circuit ground to form a first inverter with a first data node (A) between the two transistors (T1/T2) of the first inverter, and, in a similar manner, to form a second inverter with a second data node (B) between the two transistors (T3/T4) of the second inverter. The gates of transistors of each inverter are connected together and cross-coupled to the data node of the other inverter. An access transistor (T5) is connected between a bit line (BL) and the first data node (A) and another access transistor (T6) is connected between a complementary bit line (BLC) and the second data node (B) to provide data access thereto.Type: GrantFiled: July 25, 2001Date of Patent: June 10, 2003Assignee: BAE Systems Information and Electronics Systems Integration, Inc.Inventor: Leonard R. Rockett
-
Publication number: 20030102512Abstract: A vertical bipolar transistor is described which utilizes ion implantation steps which are used to form an nMOS field effect device and a pMOS field effect device. The implantation steps form an n-well, a p-well region, a pocket base region and an emitter region which are vertically oriented within a semiconductor substrate. The resulting bipolar device may have a significant relative gain and is constructed with no additional mask steps.Type: ApplicationFiled: November 30, 2001Publication date: June 5, 2003Applicant: Texas Instruments IncorporatedInventor: Amitava Chatterjee
-
Patent number: 6570227Abstract: A high-performance high-density CMOS SRAM cell (MC) having first and second cross-coupled inverters each defined by serially connected complementary MOS transistors (TA/TC; TB/TD) serially connected between Vdd and circuit ground to form a first inverter with a first data node (1) between the two transistors (TA/TC) of the first inverter, and, in a similar manner, to form a second inverter with a second data node (2) between the two transistors (TB/TD) of the second inverter. The gates of transistors of each inverter are connected together and cross-coupled to the data node of the other inverter. An access transistor (TE) is connected between a bit line (BL) and the first data node (1) to provide data access thereto. A diode (D) is connected between the data node of one of the inverters and the common gate connection of the other inverter to facilitate the “write one” operation.Type: GrantFiled: July 25, 2001Date of Patent: May 27, 2003Assignee: BAE Systems Information and Electronics Systems Integration, Inc.Inventor: Leonard R. Rockett
-
Patent number: 6567024Abstract: An analog switch comprises a first transfer gate, a second transfer gate, an inverter and a transistor switch. The first transfer gate has the first input terminal and the first output terminal, and controls transmission of an input signal in accordance with a first control signal and a second control signal which is an inverse signal of the first control signal. The second transfer gate has the second input terminal and the second output terminal. The second input terminal of the second transfer gate is connected to the first output terminal. The second transfer gate controls transmission of an input signal which has passed the first transfer gate in accordance with the first control signal and the second control signal.Type: GrantFiled: October 26, 2000Date of Patent: May 20, 2003Assignee: NEC CorporationInventor: Hirotaka Ishikawa
-
Patent number: 6555871Abstract: The present invention provides a bipolar transistor for use in increasing a speed of a flash memory cell having a source region and a drain region and first and second complementary tubs. In one embodiment, a base for the bipolar transistor is located in the first complementary tub. The first complementary tub functions as a collector for the bipolar transistor. The bipolar transistor base also uniquely functions as the source region. The bipolar transistor's emitter is also located in the first complementary tub and proximate the base. For example, the emitter may be located adjacent the base or actually located in the base. In an additional embodiment, the opposing bases and emitters are located on opposing sides of and proximate to the flash memory cell.Type: GrantFiled: January 20, 2000Date of Patent: April 29, 2003Assignee: Agere Systems Inc.Inventors: Yih-Feng Chyan, Chung Wai Leung, Ranbir Singh
-
Patent number: 6548873Abstract: A semiconductor device causes less element characteristic fluctuation and hardly causes parasitic actions even when a wire having a barrier metal made of a titanium material is provided. The semiconductor device includes a MOS transistor provided on the surface side of a semiconductor substrate, a first silicon oxide film, a silicon nitride film and a second silicon oxide film provided on the semiconductor substrate while covering the MOS transistor, and a wire having a barrier metal made of titanium material and provided on the insulating film, wherein the silicon nitride film covers the MOS transistor and has an opening on an element isolating region for isolating the MOS transistors. The silicon nitride film is formed in one and the same process as that of a dielectric film of a capacitor element.Type: GrantFiled: October 12, 1999Date of Patent: April 15, 2003Assignee: Sony CorporationInventors: Hiroaki Ammo, Hiroyuki Miwa, Shigeru Kanematsu
-
Patent number: 6541824Abstract: An ESD protection circuit that will prevent internal circuits of an integrated circuit is formed on a semiconductor substrate to prevent damage during extreme voltage levels from an ESD voltage source and is connected to an input/output pad. A plurality of drains of multiple MOS FET's is formed within the surface of the semiconductor substrate and are each connected to the input/output pad. A plurality of sources of the multiple MOS FET's is formed within the surface of the semiconductor substrate and are placed at a distance from the plurality of drains and are connected to a ground reference potential. Pairs of the plurality of sources are adjacent to each other. A plurality of isolation regions placed between each source of the pairs of sources and are allowed to float. The multiple MOS FET's have a plurality of parasitic bipolar junction transistors.Type: GrantFiled: September 21, 2001Date of Patent: April 1, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jian-Hsing Lee, Jiaw-Ren Shih, Shui-Hung Chen, Yi-Hsun Wu
-
Patent number: 6531748Abstract: A semiconductor power component has a MOS structure in which the source region is formed of a material whose band gap is smaller than the band gap of the material of the channel region. This measure reduces the gain of a parasitic bipolar transistor.Type: GrantFiled: May 11, 2001Date of Patent: March 11, 2003Assignee: Infineon Technologies AGInventor: Frank Pfirsch
-
Patent number: 6528829Abstract: The invention relates to an integrated circuit structure that includes a substrate wafer having an active device layer disposed on a surface of the substrate wafer and having an electrically conductive element contained therein. The integrated circuit structure further comprises a barrier disposed between the substrate wafer and the active device layer, where the barrier blocks carriers injected into the substrate wafer and reduces low frequency oscillation effect.Type: GrantFiled: March 25, 1999Date of Patent: March 4, 2003Assignee: TRW Inc.Inventors: Augusto L. Gutierrez-Aitken, Aaron K. Oki, Michael Wojtowicz, Dwight C. Streit, Thomas R. Block, Frank M. Yamada
-
Patent number: 6524894Abstract: An N+ buffer layer formed on the underside of an N− layer includes an inactive region having incompletely activated ions and an active region having highly activated ions. The carrier concentration of the active region is higher than that of the inactive region. In the inactive region, the electrical activation rate X of the ions is expressed as 1%≦X≦30%. It is thus possible to achieve a PT structure using a Raw wafer, which reduces manufacturing costs and suppresses power consumption.Type: GrantFiled: February 15, 2001Date of Patent: February 25, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Hideki Nozaki, Yoshiro Baba, Motoshige Kobayashi