Dielectric Isolation Means (e.g., Dielectric Layer In Vertical Grooves) Patents (Class 257/374)
-
Patent number: 6724021Abstract: A semiconductor device, such as a power MOSFET, Schottky rectifier or p-n rectifier, has a voltage-sustaining zone (20) between a first (21, 23, 31a) and second (22) device regions adjacent to respective first and second opposite surfaces (11, 12) of a semiconductor body 10. Trenched field-shaping regions (40) including a resistive path (42) extend through the voltage-sustaining zone (20) to the underlying second region (22), so as to enhance the breakdown voltage of the device. The voltage-sustaining zone (20) and the trenched field-shaping regions (40) are present in both the active device area (A) and in the peripheral area (P) of the device. A further resistive path (53) extends across the first surface (11), outwardly over the peripheral area (P). This further resistive path (53) provides a potential divider that is connected to the respective resistive paths (42) of successive underlying trenched field-shaping regions (40) in the peripheral area (P).Type: GrantFiled: February 5, 2002Date of Patent: April 20, 2004Assignee: Koninklijke Philips Electronics N.V.Inventors: Rob Van Dalen, Christelle Rochefort, Godefridus A. M. Hurkx
-
Patent number: 6717230Abstract: An LDMOS device is made on a semiconductor substrate 112. It has an N+ source and drain regions 120, 132 are formed within a P well region 122. An interlevel dielectric layer 140 encapsulates biased charge control electrodes 142a and they control the electric field within the area of the drift region 14 between P-base 122 and the N drain region 132 to increase the reverse breakdown voltage of the device. This permits the user to more heavily dope the drift region and achieve a lower on resistance.Type: GrantFiled: August 27, 2002Date of Patent: April 6, 2004Assignee: Fairchild Semiconductor CorporationInventor: Christopher B. Kocon
-
Publication number: 20040056314Abstract: A substrate contains dissolved oxygen at a concentration of not more than 8×1017 atoms/cm3 and an impurity which is used as an acceptor or donor at a concentration of not more than 1×1015 atoms/cm3. In the substrate, an oxygen precipitation layer used to suppress occurrence of a slip starting from the rear surface of the substrate is formed. On the substrate, a silicon layer in which circuit elements are formed and which contains dissolved oxygen with at concentration of not more than 8×1017 atoms/cm3 and an impurity which is used as an acceptor or donor at a concentration of not more than 1×105 atoms/cm3 is formed.Type: ApplicationFiled: February 21, 2003Publication date: March 25, 2004Inventor: Tatsuya Ohguro
-
Patent number: 6703641Abstract: A semiconductor device monitor structure is described which can detect localized defects due to floating-body effects, particularly on SOI device wafers. The monitor structure includes a plurality of cells containing PFET or NFET devices, disposed at a perimeter of the structure which is bordered by an insulating region such as shallow trench isolation (STI). Each cell includes polysilicon gate structures having a characteristic spacing given by a first distance, and a portion extending beyond the perimeter a second distance. The cells are constructed in accordance with progressively varying ground rules, so that the first distance and second distance are non-uniform between cells. The cells may be bit fail mapped for single-cell failures, thereby enabling detection of localized defects due to floating-body effects.Type: GrantFiled: November 16, 2001Date of Patent: March 9, 2004Assignee: International Business Machines CorporationInventors: Terence L. Kane, Yun Yu Wang, Malcolm P. Cambra, Jr., Michael P. Tenney
-
Publication number: 20040026746Abstract: A trench isolation region separating active regions in which MISFETs are formed includes: side insulating films covering the sides of a trench; polycrystalline semiconductor layers of a first conductivity type covering the respective sides of the side insulating films, and a polycrystalline semiconductor layer of a second conductivity type filling a gap between the polycrystalline semiconductor layers of the first conductivity type. Two pn junctions extending along the depth direction of the trench are formed between each of the polycrystalline semiconductor layers of the first conductivity type and the polycrystalline semiconductor layer of the second conductivity type. Upon application of a voltage between the active regions, a depletion layer expands in one of the pn junctions, so that the voltage is also partly applied to the depletion layer. As a result, the concentration of electric field in the side insulating films is relaxed.Type: ApplicationFiled: August 8, 2003Publication date: February 12, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Satoshi Nakazawa, Satoru Ouchi, Yasuhiro Uemoto
-
Patent number: 6686632Abstract: A fast low voltage ballistic program, ultra-short channel, ultra-high density, dual-bit multi-level flash memory is described. The structure and operation of this invention is enabled by a twin MONOS cell structure having an ultra-short control gate channel of less than 40 nm, with ballistic injection which provides high electron injection efficiency and very fast program at low program voltages of 3˜5V. The ballistic MONOS memory cell is arranged in the following array: each memory cell contains two nitride regions for one word gate, and ½ a source diffusion and ½ a bit diffusion. Control gates can be defined separately or shared together over the same diffusion. Diffusions are shared between cells and run in parallel to the side wall control gates, and perpendicular to the word line.Type: GrantFiled: April 23, 2001Date of Patent: February 3, 2004Assignee: New Halo, Inc.Inventors: Seiki Ogura, Yutaka Hayashi, Tomoko Ogura
-
Publication number: 20040016973Abstract: CMOS gate dielectric made of high-k metal silicates by reaction of metal with silicon dioxide at the silicon surface. Optionally, a silicon dioxide monolayer may be preserved at the interface.Type: ApplicationFiled: July 26, 2002Publication date: January 29, 2004Inventors: Antonio L.P. Rotondaro, Luigi Colombo, Douglas E. Mercer
-
Patent number: 6682966Abstract: A semiconductor device according to the present invention includes a semiconductor substrate; device isolation regions provided in the semiconductor substrate; a first conductivity type semiconductor layer provided between the device isolation regions; a gate insulating layer provided on an active region of the first conductivity type semiconductor layer; a gate electrode provided on the gate insulating layer; gate electrode side wall insulating layers provided on side walls of the gate electrode; and second conductivity type semiconductor layers provided adjacent to the gate electrode side wall insulating layers so as to cover a portion of the corresponding device isolation region, the second conductivity type semiconductor layers acting as a source region and/or a drain region. The gate electrode and the first conductivity type semiconductor layer are electrically connected to each other.Type: GrantFiled: June 17, 2002Date of Patent: January 27, 2004Assignee: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Seizo Kakimoto, Masayuki Nakano, Kouichiro Adachi
-
Patent number: 6683364Abstract: Integrated circuit devices including an isolation region are provided. The devices include an integrated circuit substrate and a trench in the integrated circuit substrate that defines an active region of the integrated circuit device. A silicon layer is provided on the integrated circuit substrate that extends over an edge of the trench and along an upper portion of a first sidewall of the trench. An insulating material is positioned adjacent the silicon layer that extends across some, or all, of the trench to define the isolation region. Methods of forming such integrated circuit devices are also provided.Type: GrantFiled: February 26, 2002Date of Patent: January 27, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-chul Oh, Gyo-young Jin
-
Patent number: 6677648Abstract: A silicon oxide film (1701) serving as a gate insulating film of a semiconductor device contains Kr. Therefore, the stress in the silicon oxide film (1701) and the stress at the interface between silicon and the silicon oxide film are relaxed, and the silicon oxide film has a high quality even though it was formed at a low temperature. The uniformity of thickness of the silicon oxide film (1701) on the silicon of the side wall of a groove (recess) in the element isolating region is 30% or less. Consequently, the silicon oxide film (1701) has its characteristics and reliability superior to those of a silicon thermal oxide film, and the element isolating region can be made small, thereby realizing a high-performance transistor integrated circuit preferably adaptable to an SOI transistor and a TFT.Type: GrantFiled: March 26, 2001Date of Patent: January 13, 2004Inventor: Tadahiro Ohmi
-
Publication number: 20040004250Abstract: An impurity-diffused layer having an extension structure is formed first by implanting Sb ion as an impurity for forming a pocket region; then by implanting N as a diffusion-suppressive substance so as to produce two peaks in the vicinity of the interface with a gate electrode and at an amorphous/crystal interface which serves as an defect interface generated by the impurity in the pocket region; and by carrying out ion implantations for forming an extension region and deep source and drain regions.Type: ApplicationFiled: June 20, 2003Publication date: January 8, 2004Inventors: Youichi Momiyama, Kenichi Okabe, Takashi Saiki, Hidenobu Fukutome
-
Patent number: 6674132Abstract: A memory cell, which is isolated from other memory cells by STI trenches, each includes an ONO layer structure between a gate electrode and a channel region formed in a semiconductor body. The gate electrode is a component of a strip-shaped word line. Source and drain regions are disposed between gate electrodes of adjacent memory cells. Source regions are provided with polysilicon layers, in the form of a strip, as common source lines. Drain regions are connected as bit lines through polysilicon fillings to metallic interconnects applied to the top face of the semiconductor body.Type: GrantFiled: August 9, 2001Date of Patent: January 6, 2004Assignee: Infineon Technologies AGInventor: Josef Willer
-
Patent number: 6670680Abstract: A dual gate type CMOS device according to the present invention includes a silicon substrate having a trench in the main surface and a gate electrode including a polysilicon film and a tungsten silicide film formed above the main surface via a gate insulating film. The polysilicon film has a first part into which p type impurities are doped, a second part into which n type impurities are doped and a connection part which connects the first part and the second part within the trench, and part of the tungsten silicide film located above the connection part is removed.Type: GrantFiled: May 1, 2001Date of Patent: December 30, 2003Assignee: Renesas Technology Corp.Inventors: Hiroyasu Nohsoh, Shinya Soeda
-
Patent number: 6661061Abstract: A semiconductor process for producing two gate oxide thicknesses within an integrated circuit in which a semiconductor substrate having a first region and a second region is provided. The first region and the second region are laterally displaced with respect to one another. A nitrogen species impurity distribution is then introduced into the first region of the semiconductor substrate. Thereafter, a gate dielectric layer is grown on an upper surface of the semiconductor substrate. The gate dielectric has a first thickness over the first region of the semiconductor substrate and a second thickness over the second region of the semiconductor substrate. The first thickness is less than the second thickness. In a CMOS embodiment of the present invention, the first region of the semiconductor substrate comprises p-type silicon while the second substrate region comprises n-type silicon.Type: GrantFiled: December 8, 1998Date of Patent: December 9, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Mark I. Gardner, Fred N. Hause
-
Patent number: 6649981Abstract: A semiconductor device comprises a first base layer for providing a PT-IGBT or IEGT structure, which includes a buffer layer and a collector layer provided in the buffer layer. A first activation rate, defined by an activated first conductivity type impurity density [cm−2] in the buffer layer due to SR analysis/a first conductivity type impurity density [cm−2] in the buffer layer due to SIMS analysis is given by 25% or more, and a second activation rate, defined by an activated second conductivity type impurity density [cm−2] in the collector layer due to SR analysis/a second conductivity type impurity density [cm−2] in the collector layer duet to SIMS analysis is given by more than 0% and 10% or less.Type: GrantFiled: March 28, 2002Date of Patent: November 18, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Motoshige Kobayashi, Hideki Nozaki
-
Publication number: 20030209763Abstract: A semiconductor device in accordance with the present invention includes: an insulating layer; a semiconductor region formed on the insulating layer; a trench that surrounds side parts of the semiconductor region and reaches the insulating layer; an isolation insulating film formed in the trench; a semiconductor element in which the semiconductor region serves as an active region; a side oxide film formed by oxidizing the side parts of the semiconductor region and located between the rest of the semiconductor region and the isolation insulating film; and a bottom oxide film that is formed by oxidizing a bottom part of the semiconductor region, located over the entire interface between the rest of the semiconductor region and the insulating layer, and having side surfaces that reach the side oxide film.Type: ApplicationFiled: March 24, 2003Publication date: November 13, 2003Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventor: Tohru Yamaoka
-
Patent number: 6647542Abstract: An efficient method for fabricating dual well type structures uses the same number of masks used in single well type structure fabrication. In a preferred embodiment, the current invention allows low voltage and high voltage n-channel transistors and low voltage and high voltage p-channel transistors to be formed in a single substrate. One mask is used for forming a diffusion well, a second mask for both forming a retrograde well and doping the well to achieve an intermediate threshold voltage in that well, and a third mask for both differentiating the gate oxides for the low voltage devices and doping the threshold voltages to achieve the final threshold voltages.Type: GrantFiled: April 15, 2002Date of Patent: November 11, 2003Assignee: Micron Technology, Inc.Inventor: Mark A. Helm
-
Patent number: 6642583Abstract: A semiconductor device is provided having a high voltage driver IC reducing malfunction or device destruction. A high voltage IC chip includes a trench structure that surrounds each of two semiconductor regions at different electrical potentials. Specifically, a first semiconductor region forms a ground-potential-based circuit, and a high voltage junction terminating structure around a second semiconductor region forms a floating-potential-based circuit. A trench structure is formed after digging a trench by implanting a high concentration p+ region on a trench wall, or alternatively, by filling the trench with a p+ doped polysilicon or with a dielectric.Type: GrantFiled: June 11, 2002Date of Patent: November 4, 2003Assignee: Fuji Electric Co., Ltd.Inventors: Shinichi Jimbo, Jun Saito
-
Patent number: 6639285Abstract: A method for making a semiconductor device is provided. The method allows for depositing a layer of a doped dielectric. The method further allows for executing plasma etching so that one or more etchant gases flow over the layer of doped dielectric. A redepositing step allows for redepositing another layer of doped dielectric over the plasma etched layer. The present invention enables to remove crystal defects that may be present in the doped dielectric surface and improve surface planarity.Type: GrantFiled: November 15, 2000Date of Patent: October 28, 2003Assignee: Agere Systems, Inc.Inventors: Jonathon Marlon Lobbins, Lauri Monica Nelson, Danica Deshone Smith, Dominique A. Wesby
-
Patent number: 6635946Abstract: A semiconductor device with trench isolation structure is disclosed. The invention uses a trench isolation structure that can be formed by using conventional methods to prevent problems such as drain induced barrier lowering (DIBL), punch-through leakage and spiking leakage. Thus these poor electrical properties of the conventional semiconductor device with a shallow junction depth resulting from the shrink of design rules can be solved.Type: GrantFiled: August 16, 2001Date of Patent: October 21, 2003Assignee: Macronix International Co., Ltd.Inventors: Han-Chao Lai, Hung-Sui Lin, Tao-Cheng Lu
-
Patent number: 6630739Abstract: A method of depositing a dielectric ply structure to optimize the planarity of electronic devices that include a plurality of active elements having gate regions laid across the substrate as discrete parallel lines, such as the bit lines of memory cells. In accordance with the principles of the present invention, the plurality of bit lines may be isolated from one another by the dielectric ply structure to provide a planar architecture onto which an optional conductive layer may be deposited. The resulting planarization avoids the typical shortcomings of the prior art, such as the lack of electrical continuity in the word lines or their excessively high electrical resistance from slenderized portions in the conductive sections due to poor planarity of the surfaces upon which the conductive layer is deposited.Type: GrantFiled: October 13, 2000Date of Patent: October 7, 2003Assignee: STMicroelectronics S.r.l.Inventors: Patrizia Sonego, Elio Colabella, Maurizio Bacchetta, Luca Pividori
-
Patent number: 6624482Abstract: The present invention creates a useful BJT by increasing the gain associated with the parasitic BJT on an SOI or bulk type MOSFET. This is done by masking those manufacturing steps that minimize the BJT's beta value, by intentionally increasing the beta value of the BJT, and by driving the base of the BJT with the circuit. Once the gain is increased sufficiently, the BJT may be used productively in the circuit. Because the physical structure of the BJT is already part of the silicon water, its productive use does not require additional space.Type: GrantFiled: February 22, 2002Date of Patent: September 23, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventor: Jonathan P Lotz
-
Patent number: 6614062Abstract: A semiconductor device and method of fabrication are disclosed. The device includes a first trench isolation region having an allowable tiling area and a second trench isolation region having an allowable tiling area, wherein the second trench isolation region is doped differently from the first trench isolation region. First tile structures disposed within first trench isolation region have a first set of design parameters while second tile structures disposed within the second trench isolation region have a second set of design parameters. At least one of the first set of design parameters is different from a corresponding design parameter in the second set of design parameters. The corresponding design parameters may include the density, size, pitch, shape, exclusion distance, minimum width, minimum length, and minimum area. The first trench isolation region may be doped with a first-type dopant and the second trench isolation region may be undoped or doped with an opposite second-type dopant.Type: GrantFiled: January 17, 2001Date of Patent: September 2, 2003Assignee: Motorola, Inc.Inventors: Sejal N. Chheda, Edward O. Travis
-
Patent number: 6611030Abstract: An improved semiconductor device, and a corresponding fabrication method thereof, are provided that include a ground region defined in a semiconductor substrate. A hole is formed using a known electropolishing system to electropolish a portion of a bottom surface of the substrate which corresponds to the ground region. A metal layer is formed on the bottom surface of the substrate and in the hole. The metal layer serves as ground by being linked with a ground metal line formed on a substrate surface.Type: GrantFiled: January 19, 2000Date of Patent: August 26, 2003Assignee: Hyundai Electronics Industries Co, Ltd.Inventor: Hi-deok Lee
-
Publication number: 20030151098Abstract: By forming a doped polysilicon layer (PS2) containing boron through the CVD method in a material gas including a compound containing boron such as BCl3 (boron trichloride), an opening left after removing a gate electrode (11) in a region (PR) is filled with the doped polysilicon layer (PS2). In the doped polysilicon layer (PS2), boron atoms are uniformly distributed with high activation rate. Thus provided is a method of manufacturing a semiconductor device, which is capable of suppressing depletion of a gate electrode of a P-channel MOS transistor and suppressing penetration of impurity in a CMOS transistor of dual-gate structure.Type: ApplicationFiled: August 9, 2002Publication date: August 14, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Yukio Nishida, Katsuyuki Horita
-
Publication number: 20030141551Abstract: A gate electrode is provided via a gate insulating film formed between the source and drain regions on a semiconductor substrate, wherein the sidewall of the gate electrode excluding the exposed part formed at the upper part thereof facing the source and drain regions is covered with a sidewall insulating film, and an epitaxial film is formed on the exposed part of the sidewall of the gate electrode but not formed on a top surface of the gate electrode. An element isolation region formed on the semiconductor substrate is composed of a first insulating film formed in the semiconductor substrate and a second insulating film which is formed inside the first insulating film and has a lower epitaxial growth rate than that of the first insulating film, and the surface of the source and drain regions is covered with a silicon layer, part of which runs onto the surface of the first insulating film.Type: ApplicationFiled: February 12, 2003Publication date: July 31, 2003Applicant: Kabushiki Kaisha ToshibaInventors: Akira Hokazono, Mariko Takayanagi
-
Patent number: 6600199Abstract: The preferred embodiment of the present invention provides a buried layer that improves the latch up immunity of digital devices while providing isolation structures that provide noise isolation for both the digital and analog devices. The buried layer of the preferred embodiment is formed to reside within or below the subcollector region in the transistor. Additionally, in the preferred embodiment the subcollector is isolated from buried layer outside the transistor region by deep isolation trenches formed at the edges of the subcollector. Additionally, an array of deep isolation trenches provides increased isolation between devices where needed. Thus, the preferred embodiment of the present invention provides an integrated circuit structure and method that provides improved latchup immunity while also providing improved noise tolerance.Type: GrantFiled: December 29, 2000Date of Patent: July 29, 2003Assignee: International Business Machines CorporationInventors: Steven H. Voldman, Robb A. Johnson, Louis D. Lanzerotti, Stephen A. St. Onge
-
Patent number: 6597026Abstract: A semiconductor device includes a plurality of shallow trench isolation bands, a plurality of channels, a source electrode, a drain electrode, and a gate electrode. The shallow trench isolation bands are formed in a band-like shape within an element formation region defined by a shallow trench isolation region. The plurality of channels are isolated from each other by the shallow trench isolation bands and extend parallel to each other. The source electrode is formed at one end of each channel. The drain electrode is formed at the other end of each channel. The gate electrode is formed on the channels across the shallow trench isolation bands. A method of manufacturing this device is also disclosed.Type: GrantFiled: December 21, 2000Date of Patent: July 22, 2003Assignee: NEC CorporationInventor: Takashi Ogura
-
Patent number: 6597053Abstract: An integrated circuit arrangement having a number of structural elements, at least one of which is surrounded by a metallic shielding structure. This structural element is thus protected against interference due to disturbing impulses from its environment. In particular, the structural elements of the circuit arrangement can be arranged next to or on top of one another. To produce the metallic shielding structure of a structural element of the circuit arrangement, at least one depression which surrounds the structural element is created and then lined with metal. The contacts and electrical connections of the structural element are electrically insulated from the metal of the shielding structure.Type: GrantFiled: October 15, 1999Date of Patent: July 22, 2003Assignee: Siemens AktiengesellschaftInventors: Anton Anthofer, Holger Hübner
-
Patent number: 6586804Abstract: A shallow trench isolation type semiconductor device includes a gate insulating layer formed in a first region and in a second region. The gate insulating layer is of greater thickness in the first region, relative to the thickness of the gate insulating layer in the second region. A shallow trench isolation layer is also formed in the first region and the second region, the shallow trench isolation layer in the first region being thinner than shallow trench isolation layer in the second region.Type: GrantFiled: September 7, 2001Date of Patent: July 1, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-Dal Choi, Kyu-Charn Park, Dong-Seog Eun
-
Publication number: 20030116819Abstract: A semiconductor device having active regions connected by an interconnect line, which includes first and second transistors each having active regions and formed spaced apart from each other in a semiconductor substrate, an isolation region for isolating the first and second transistors from each other, a slit formed in the isolation region to allow those paired active regions of the first and second transistors which are opposed to each other with the isolation region interposed therebetween to communicate with each other through it, a conductive film formed on the inner walls of the slit, and an interconnect layer having first and second portions, each of which is electrically connected with a corresponding one of the paired active regions, and a third portion which is formed along the slit on the isolation region to connect the first and second portions with each other.Type: ApplicationFiled: February 27, 2002Publication date: June 26, 2003Inventor: Akira Hokazono
-
Patent number: 6580122Abstract: The present invention is directed to a transistor having an enhanced width dimension and a method of making same. In one illustrative embodiment, the transistor comprises a semiconducting substrate, a recessed isolation structure formed in the substrate, the isolation structure defining a recess thereabove, a gate electrode and a gate insulation layer positioned above the substrate, a portion of the gate electrode and the gate insulation layer extending into the recess above the recessed isolation structure, and a source region and a drain region formed in the substrate. In another illustrative embodiment, the transistor comprises a semiconducting substrate, a recessed isolation structure that defines an active area having an upper surface and an exposed sidewall surface, a gate insulation layer and a gate electrode positioned above a portion of the upper surface and a portion of the exposed sidewall surface of the active area, and a source region and a drain region formed in the active area.Type: GrantFiled: March 20, 2001Date of Patent: June 17, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Derick J. Wristers, Jon D. Cheek, John G. Pellerin
-
Patent number: 6576959Abstract: A semiconductor circuit for multi-voltage operation having built-in electrostatic discharge (ESD) protection is described, comprising a drain extended nMOS transistor and a pnpn silicon controlled rectifier (SCR) merged with the transistor so that a dual npn structure is created and both the source of the transistor and the cathode of the SCR are connected to electrical ground potential, forming a dual cathode, whereby the ESD protection is enhanced. The rectifier has a diffusion region, forming an abrupt junction, resistively coupled to the drain, whereby the electrical breakdown-to-substrate of the SCR can be triggered prior to the breakdown of the nMOS transistor drain. The SCR has anode and cathode regions spaced apart by semiconductor surface regions and insulating layers positioned over the surface regions with a thickness suitable for high voltage operation and ESD protection.Type: GrantFiled: September 5, 2001Date of Patent: June 10, 2003Assignee: Texas Instruments IncorporatedInventors: Keith E. Kunz, Charvaka Duvvury, Hisashi Shichijo
-
Patent number: 6576962Abstract: A CMOS SRAM cell with prescribed power-on data state having first and second cross-coupled inverters each defined by serially connected complementary MOS transistors (T1/T2; T3/T4) serially connected between Vdd and circuit ground to form a first inverter with a first data node (A) between the two transistors (T1/T2) of the first inverter, and, in a similar manner, to form a second inverter with a second data node (B) between the two transistors (T3/T4) of the second inverter. The gates of transistors of each inverter are connected together and cross-coupled to the data node of the other inverter. An access transistor (T5) is connected between a bit line (BL) and the first data node (A) and another access transistor (T6) is connected between a complementary bit line (BLC) and the second data node (B) to provide data access thereto.Type: GrantFiled: July 25, 2001Date of Patent: June 10, 2003Assignee: BAE Systems Information and Electronics Systems Integration, Inc.Inventor: Leonard R. Rockett
-
Patent number: 6573563Abstract: A silicon-on-insulator (SOI) integrated, circuit is provided. A plurality of transistor active regions and at least one body contact active region are formed on an SOI substrate. A semiconductor residue layer, which is thinner than the transistor active regions and the body contact active region, is disposed between the transistor active regions and the body contact active region. The transistor active regions, the body contact active region and the semiconductor residue layer are disposed on a buried insulating layer of the SOI substrate. The semiconductor residue layer is covered with a partial trench isolation layer. A bar-shaped full trench isolation layer is interposed between the adjacent transistor active regions. The full trench isolation layer is in contact with sidewalls of the transistor active regions adjacent thereto and is in contact with the buried insulating layer between the adjacent transistor active regions. An insulated gate pattern crosses over the respective transistor active regions.Type: GrantFiled: June 1, 2001Date of Patent: June 3, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Soo-Cheol Lee, Tae-Jung Lee
-
Patent number: 6570227Abstract: A high-performance high-density CMOS SRAM cell (MC) having first and second cross-coupled inverters each defined by serially connected complementary MOS transistors (TA/TC; TB/TD) serially connected between Vdd and circuit ground to form a first inverter with a first data node (1) between the two transistors (TA/TC) of the first inverter, and, in a similar manner, to form a second inverter with a second data node (2) between the two transistors (TB/TD) of the second inverter. The gates of transistors of each inverter are connected together and cross-coupled to the data node of the other inverter. An access transistor (TE) is connected between a bit line (BL) and the first data node (1) to provide data access thereto. A diode (D) is connected between the data node of one of the inverters and the common gate connection of the other inverter to facilitate the “write one” operation.Type: GrantFiled: July 25, 2001Date of Patent: May 27, 2003Assignee: BAE Systems Information and Electronics Systems Integration, Inc.Inventor: Leonard R. Rockett
-
Publication number: 20030094659Abstract: A method of forming an MOS integrated circuit having at least two types of NFET, each type having a different threshold voltage, and at least two types of PFET, each type having a different threshold voltage, includes forming at least four active regions in a substrate, each region having a different doping profile. A conventional two threshold voltage CMOS process is modified to produce four transistor threshold voltages with only one additional masked implant operation. This additional implant raises the threshold voltage of one type of MOSFET while lowering that of the other MOSFET type.Type: ApplicationFiled: November 18, 1999Publication date: May 22, 2003Inventors: KAIZAD R. MISTRY, IAN R. POST
-
Patent number: 6555859Abstract: A method of forming an integrated ferroelectric/CMOS structure which effectively separates incompatible high temperature deposition and annealing processes is provided. The method of the present invention includes separately forming a CMOS structure and a ferroelectric delivery wafer. These separate structures are then brought into contact with each and the ferroelectric film of the delivery wafer is bonded to the upper conductive electrode layer of the CMOS structure by using a low temperature anneal step. A portion of the delivery wafer is then removed providing an integrated FE/CMOS structure wherein the ferroelectric capacitor is formed on top of the CMOS structure. The capacitor is in contact with the transistor of the CMOS structure through all the wiring levels of the CMOS structure.Type: GrantFiled: August 8, 2001Date of Patent: April 29, 2003Assignee: International Business Machines CorporationInventors: James William Adkisson, Charles Thomas Black, Alfred Grill, Randy William Mann, Deborah Ann Neumayer, Wilbur David Pricer, Katherine Lynn Saenger, Thomas McCarroll Shaw
-
Patent number: 6555844Abstract: A transistor device that includes at least two transistors, each transistor including a source region, a drain region, and a shallow trench isolation formed between and contiguous with the source and drain regions, wherein the shallow trench isolation electrically isolates the source and drain regions to minimize the short-channel effects, a conductor layer disposed over the source region, shallow trench isolation, and drain region, wherein the conductor layer electrically connects the source and drain regions to serve as a channel region, a gate oxide disposed over the conductor layer, and a gate structure formed over the gate oxide.Type: GrantFiled: March 21, 2002Date of Patent: April 29, 2003Assignee: Macronix International Co., Ltd.Inventors: Hung-Sui Lin, Han Chao Lai, Tao Cheng Lu
-
Publication number: 20030073287Abstract: A semiconductor device is disclosed. The semiconductor device includes one or more charge control electrodes a plurality of charge control electrodes. The one or more charge control electrodes may control the electric field within the drift region of a semiconductor device.Type: ApplicationFiled: October 17, 2001Publication date: April 17, 2003Applicant: Fairchild Semiconductor CorporationInventor: Christopher Boguslaw Kocon
-
Patent number: 6548865Abstract: A MOS type semiconductor apparatus is provided that includes a first MOS type semiconductor device through which main current flows, and a second MOS type semiconductor device through which current that is smaller than the main current flows. The first and second MOS type semiconductor devices provided on the same semiconductor substrate have substantially the same structure, and have a common drain electrode. A gate electrode of the second MOS type semiconductor device is connected to the common drain electrode. The semiconductor apparatus further includes a plurality of pairs of Zener diodes which are connected in series and provided between the source electrode of the second MOS type semiconductor device and the gate electrode of the first MOS type semiconductor device. Each pair of Zener diodes are reversely connected to each other.Type: GrantFiled: March 5, 2001Date of Patent: April 15, 2003Assignee: Fuji Electric Co., Ltd.Inventors: Tatsuhiko Fujihira, Takeyoshi Nishimura, Takashi Kobayashi
-
Patent number: 6538278Abstract: A CMOS integrated circuit having a PMOS and NMOS device with different gate dielectric layers. According to the present invention, an NMOS transistor is formed on a p-type conductivity region of a semiconductor substrate. The NMOS transistor has first gate dielectric layer formed on the p-type conductivity region. A PMOS transistor is formed on a n-type conductivity region of the semiconductor substrate. The PMOS transistor has a second gate dielectric layer wherein the second gate dielectric layer has a different composition than the first gate dielectric layer.Type: GrantFiled: May 9, 2000Date of Patent: March 25, 2003Assignee: Intel CorporationInventor: Robert S. Chau
-
Patent number: 6534830Abstract: A low impedance VDMOS semiconductor component having a planar gate structure is described. The VDMOS semiconductor component contains a semiconductor body of a first conductivity type having two main surfaces, including a first main surface and a second main surface disposed substantially opposite to one another. A highly doped first zone of the first conductivity type is disposed in an area of the first main surface. A second zone of a second conductivity type separates the first zone from the semiconductor body. The first zone and the second zone have a trench with a bottom formed therein reaching down to the semiconductor body. An insulating material fills the trench at least beyond an edge of the second zone facing the semiconductor body. A region of the second conductivity type surrounds an area of the bottom of the trench.Type: GrantFiled: November 13, 2001Date of Patent: March 18, 2003Assignee: Infineon Technologies AGInventors: Jenoe Tihanyi, Wolfgang Werner
-
Patent number: 6521954Abstract: A semiconductor device includes a first semiconductor layer of a first conductivity type and a second semiconductor layer of a second conductivity type juxtaposed on a semiconductor substrate of the first conductivity type. The first semiconductor layer has an impurity concentration lower than that of the semiconductor substrate. The second semiconductor layer has at a central location a trench, which extends from the upper end toward the semiconductor substrate. A first region of the second conductivity type is formed to include an upper portion of the second semiconductor layer. A second region of the first conductivity type is formed in a surface of the first region. A gate electrode is disposed, through an insulating film, on a channel region, which is a surface portion of the first region between the second region and an upper portion of the first semiconductor layer.Type: GrantFiled: December 21, 2001Date of Patent: February 18, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Shigeo Kouzuki, Yasunori Usui, Tatsuo Yoneda
-
Patent number: 6515338Abstract: A method of manufacturing semiconductor device comprises the steps of forming a first film and a second film on a semiconductor substrate, selectively removing the second film, the first film and a top portion of the semiconductor substrate to form a first groove, burying a first insulator film in the first groove to form an isolation region, patterning the second film surrounded by the isolation region to form a dummy gate layer, doping the semiconductor substrate with an impurity using the dummy gate layer as a mask, forming a second insulator film on the semiconductor substrate surrounded by the dummy gate layer and the first insulator film, removing the dummy gate layer and the first film to form a second groove, forming a gate insulator film on the semiconductor substrate in the second groove, and forming a gate electrode on the gate insulator film in the second groove.Type: GrantFiled: March 23, 2000Date of Patent: February 4, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Seiji Inumiya, Tomohiro Saito, Atsushi Yagishita, Katsuhiko Hieda, Toshihiko Iinuma
-
Patent number: 6512275Abstract: A semiconductor apparatus and method for making the same is disclosed herein in which the semiconductor apparatus includes a first active device formed in a mesa region of semiconductor material formed on one or more sidewalls of an isolation region, and a conductive path which extends from the active device in a linear direction of the mesa. An embodiment is disclosed in which a plurality of active devices are formed in the mesa region and electrically connected thereby.Type: GrantFiled: December 28, 1999Date of Patent: January 28, 2003Assignee: International Business Machines CorporationInventors: Louis Lu-chen Hsu, Jack Allan Mandelman
-
Publication number: 20030011033Abstract: A high-voltage transistor and fabrication process in which the fabrication of the high-voltage transistor can be readily integrated into a conventional CMOS fabrication process. The high-voltage transistor of the invention includes a channel region formed beneath a portion of the gate electrode after the gate electrode has been formed on the surface of a semiconductor substrate. In a preferred embodiment, the channel region is formed by the angled ion implantation of dopant atoms using an edge of the gate electrode as a doping mask. The high-voltage transistor of the invention further includes a drain region that is spaced apart from the channel region by a portion of a well region and by an isolation region residing in the semiconductor substrate. By utilizing the process of the invention to fabricate the high-voltage transistor, the transistor can be integrated into an existing CMOS device with minimal allocation of additional substrate surface area.Type: ApplicationFiled: March 30, 2001Publication date: January 16, 2003Applicant: Matrix Semiconductor, Inc.Inventor: Christopher J. Petti
-
Publication number: 20030011019Abstract: An active region on a semiconductor substrate is electrically isolated by trench isolation. A structure of the trench isolation is constituted of: a trench; a silicon oxide film formed on the inner wall of trench; an oxidation preventive film formed between silicon oxide film and semiconductor substrate; and a filling oxide film filling trench. Gate oxide film is formed by oxidation having a high capability by which radicals of at least one kind of hydrogen radicals and oxygen radicals are generated. Thereby, gate oxide film is formed so as to have a almost uniform thickness such that a thickness of a region directly above oxidation preventive film and a thickness of a region directly below gate electrode are almost the same is each other. According to the above procedure, there are obtained a semiconductor device having good transistor characteristics and a fabrication process therefor.Type: ApplicationFiled: March 12, 2002Publication date: January 16, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventor: Masao Inoue
-
Patent number: 6500726Abstract: A method of forming a shallow trench isolation type semiconductor device comprises forming an etch protecting layer pattern to define at least one active region on a substrate, forming at least one trench by etching the substrate partially by using the etch protecting layer pattern as an etch mask, forming a thermal-oxide film on an inner wall of the trench, filling the trench having the thermal-oxide film with a CVD silicon oxide layer to form an isolation layer, removing the etch protecting layer pattern from the substrate over which the isolation layer is formed, removing the thermal-oxide film formed on a top end of the inner wall of the trench to a depth of 100 to 350 Å, preferably 200 Å from the upper surface of the substrate, and forming a gate oxide film on the substrate from which the active region and the top end are exposed.Type: GrantFiled: July 31, 2001Date of Patent: December 31, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Keum-Joo Lee, Young-Min Kwon, Chang-Lyoung Song, In-Seak Hwang
-
Publication number: 20020195655Abstract: A trench MOSFET transistor device and method of making the same are provided. The trench MOSFET transistor device comprises: (a) a drain region of first conductivity type; (b) a body region of a second conductivity type provided over the drain region, such that the drain region and the body region form a first junction; (c) a source region of the first conductivity type provided over the body region, such that the source region and the body region form a second junction; (d) source metal disposed on an upper surface of the source region; (e) a trench extending through the source region, through the body region and into the drain region; and (f) a gate region comprising (i) an insulating layer, which lines at least a portion of the trench and (ii) a conductive region, which is disposed within the trench adjacent the insulating layer. The body region in this device is separated from the source metal.Type: ApplicationFiled: June 14, 2001Publication date: December 26, 2002Inventors: Fwu-Iuan Hshieh, Koon Chong So, Richard A. Blanchard