Dielectric Isolation Means (e.g., Dielectric Layer In Vertical Grooves) Patents (Class 257/374)
-
Patent number: 6906378Abstract: There is provided a non-volatile semiconductor memory device exhibiting excellent electrical characteristics and a method of fabricating the same. The semiconductor device includes a semiconductor substrate having two trenches, an isolation oxide film provided in the trench, a floating gate electrode, an ONO film, and a control gate electrode. The isolation oxide film has an upper surface with a region having a curvature protruding downward. The floating gate electrode has a flat upper surface and extends from a main surface of the semiconductor substrate between the two trenches to the two isolation oxide films. The ONO film extends from the upper surface of the floating gate electrode to a side surface of the floating gate electrode. The control gate electrode is provided on the ONO film to extend from the upper surface of the floating gate electrode to the side surface of the floating gate electrode.Type: GrantFiled: July 7, 2003Date of Patent: June 14, 2005Assignee: Renesas Technology Corp.Inventors: Jun Sumino, Satoshi Shimizu
-
Patent number: 6906419Abstract: In a semiconductor device, a wiring pattern groove is formed in a surface portion of a silicon oxide film provided above a semiconductor substrate. A wiring layer is buried into the wiring pattern groove with a barrier metal film interposed therebetween. The barrier metal film is selectively removed from each sidewall portion of the wiring pattern groove. In other words, the barrier metal film is left only on the bottom of the wiring pattern groove. Thus, a damascene wiring layer having a hollow section whose dielectric constant is low between each sidewall of the wiring pattern groove and each side of the wiring layer can be formed in the semiconductor device.Type: GrantFiled: June 19, 2001Date of Patent: June 14, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Nitta, Yoshiaki Fukuzumi, Yusuke Kohyama
-
Patent number: 6906389Abstract: An MOS electronic device is formed to reduce drain/gate capacity and to increase cutoff frequency. The device includes a field insulating layer that covers a drain region, delimits an active area with an opening, houses a body region in the active area, and houses a source region in the body region. A portion of the body region between drain and source regions forms a channel region. A polycrystalline silicon structure extends along the edge of the opening, partially on the field insulating and active layers. The polycrystalline silicon structure includes a gate region extending along a first portion of the edge on the channel region and partially surrounding the source region and a non-operative region extending along a second portion of the edge, electrically insulated and at a distance from the gate region.Type: GrantFiled: September 9, 2002Date of Patent: June 14, 2005Assignee: STMicroelectronics S.r.l.Inventors: Riccardo Depetro, Anna Ponza, Antonio Gallerano
-
Patent number: 6902962Abstract: A silicon-on-insulator chip includes an insulator layer, typically formed over a substrate. A first silicon island with a surface of a first crystal orientation overlies the insulator layer and a second silicon island with a surface of a second crystal orientation also overlies the insulator layer. In one embodiment, the silicon-on-insulator chip also includes a first transistor of a first conduction type formed on the first silicon island, and a second transistor of a second conduction type formed on the second silicon island. For example, the first crystal orientation can be (110) while the first transistor is a p-channel transistor, and the second crystal orientation can be (100) while the second transistor is an n-channel transistor.Type: GrantFiled: April 4, 2003Date of Patent: June 7, 2005Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yee-Chia Yeo, Fu-Liang Yang
-
Patent number: 6897499Abstract: A gate electrode of each MISFET is formed on a substrate in an active region whose periphery is defined by an element isolation trench, and crosses the active region so as to extend from one end thereof to the other end thereof. The gate electrode has a gate length in a boundary region defined between the active region and the element isolation trench which is greater than a gate length in a central portion of the active region. The gate electrode is configured in an H-type flat pattern. Further, the gate electrode covers the whole of one side extending along a gate-length direction, of the boundary region defined between the active region L and the element isolation trench, and parts of two sides thereof extending along a gate-width direction. The MISFETs are formed in electrically separated wells and are connected in series to constitute part of a reference voltage generating circuit.Type: GrantFiled: February 7, 2003Date of Patent: May 24, 2005Assignees: Renesas Technology Corp., Hitachi ULSI Systems Co., Ltd.Inventors: Akio Nishida, Noriyuki Yabuoshi, Yasuko Yoshida, Kazuhiro Komori, Sousuke Tsuji, Hideo Miwa, Mitsuhiro Higuchi, Koichi Imato
-
Patent number: 6894354Abstract: An isolation trench in a semiconductor includes a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the semiconductor at a first angle. A second isolation trench portion extends within and below the first isolation trench portion. The second isolation trench portion has a second depth and includes a second sidewall. The second sidewall intersects the first sidewall at an angle with respect to the surface that is greater than the first angle. A dielectric material fills the first and second isolation trench portions.Type: GrantFiled: November 8, 2001Date of Patent: May 17, 2005Assignees: Micron Technology, Inc., KMT Semiconductor, LTDInventors: Keiji Jono, Hirokazu Ueda, Hiroyuki Watanabe
-
Patent number: 6882025Abstract: A semiconductor device includes a region of semiconductor material with first and second isolation trenches formed therein. The first isolation trench is lined with a first material having a low oxygen diffusion rate and is filled with an insulating material. The second isolation trench is not lined with the first material but is filled with an insulating material. A first transistor is formed adjacent the first isolation region and a second transistor formed adjacent the second isolation region.Type: GrantFiled: April 25, 2003Date of Patent: April 19, 2005Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yee-Chia Yeo, Chih-Hsin Ko, Wen-Chin Lee, Chenming Hu
-
Patent number: 6875649Abstract: Integrated circuit devices including an isolation region are provided. The devices include an integrated circuit substrate and a trench in the integrated circuit substrate that defines an active region of the integrated circuit device. A silicon layer is provided on the integrated circuit substrate that extends over an edge of the trench and along an upper portion of a first sidewall of the trench. An insulating material is positioned adjacent the silicon layer that extends across some, or all, of the trench to define the isolation region. Methods of forming such integrated circuit devices are also provided.Type: GrantFiled: October 15, 2003Date of Patent: April 5, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-chul Oh, Gyo-young Jin
-
Patent number: 6876053Abstract: An apparatus and methods for modifying isolation structure configurations for MOS devices to either induce or reduce tensile and/or compressive stresses on an active area of the MOS devices. The isolation structure configurations according to the present invention include the use of low-modulus and high-modulus, dielectric materials, as well as, tensile stress-inducing and compressive stress-inducing, dielectric materials, and further includes altering the depth of the isolation structure and methods for modifying isolation structure configurations, such as trench depth and isolation materials used, to modify (i.e., to either induce or reduce) tensile and/or compressive stresses on an active area of a semiconductor device.Type: GrantFiled: August 13, 1999Date of Patent: April 5, 2005Assignee: Intel CorporationInventors: Qing Ma, Jin Lee, Harry Fujimoto, Changhong Dai, Shiuh-Wuu Lee, Travis Eiles, Krishna Seshan
-
Patent number: 6869838Abstract: A method of passivation layer deposition using a cyclical deposition process is described. The cyclical deposition process may comprise alternately adsorbing a silicon-containing precursor and a reactant gas on a substrate structure. Thin film transistors, such as a bottom-gate transistor or a top-gate transistor, including a silicon-containing passivation layer, may be formed using such cyclical deposition techniques.Type: GrantFiled: April 9, 2002Date of Patent: March 22, 2005Assignee: Applied Materials, Inc.Inventors: Kam Law, Quanyuan Shang, William Reid Harshbarger, Dan Maydan
-
Patent number: 6867462Abstract: A trench isolation region separating active regions in which MISFETs are formed includes: side insulating films covering the sides of a trench; polycrystalline semiconductor layers of a first conductivity type covering the respective sides of the side insulating films; and a polycrystalline semiconductor layer of a second conductivity type filling a gap between the polycrystalline semiconductor layers of the first conductivity type. Two pn junctions extending along the depth direction of the trench are formed between each of the polycrystalline semiconductor layers of the first conductivity type and the polycrystalline semiconductor layer of the second conductivity type. Upon application of a voltage between the active regions, a depletion layer expands in one of the pn junctions, so that the voltage is also partly applied to the depletion layer. As a result, the concentration of electric field in the side insulating films is relaxed.Type: GrantFiled: August 8, 2003Date of Patent: March 15, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Satoshi Nakazawa, Satoru Ouchi, Yasuhiro Uemoto
-
Patent number: 6864544Abstract: A semiconductor device having active regions connected by an interconnect line, which includes first and second transistors each having active regions and formed spaced apart from each other in a semiconductor substrate, an isolation region for isolating the first and second transistors from each other, a slit formed in the isolation region to allow those paired active regions of the first and second transistors which are opposed to each other with the isolation region interposed therebetween to communicate with each other through it, a conductive film formed on the inner walls of the slit, and an interconnect layer having first and second portions, each of which is electrically connected with a corresponding one of the paired active regions, and a third portion which is formed along the slit on the isolation region to connect the first and second portions with each other.Type: GrantFiled: February 27, 2002Date of Patent: March 8, 2005Assignee: Kabushiki Kaisha ToshibaInventor: Akira Hokazono
-
Patent number: 6864540Abstract: The invention includes a field effect transistor (FET) on an insulator layer, and integrated circuit (IC) on SOI chip including the FETs and a method of forming the IC. The FETs include a thin channel with raised source/drain (RSD) regions at each end on an insulator layer, e.g., on an ultra-thin silicon on insulator (SOI) chip. Isolation trenches at each end of the FETs, i.e., at the end of the RSD regions, isolate and define FET islands. Insulating sidewalls at each RSD region sandwich the FET gate between the RSD regions. The gate dielectric may be a high K dielectric. Salicide on the RSD regions and, optionally, on the gates reduce device resistances.Type: GrantFiled: May 21, 2004Date of Patent: March 8, 2005Assignee: International Business Machines Corp.Inventors: Rama Divakaruni, Louis C. Hsu, Rajiv V. Joshi, Carl J. Radens
-
Patent number: 6841832Abstract: Accurate determination of gate dielectric thickness is required to produce high-reliability and high-performance ultra-thin gate dielectric semiconductor devices. Large area gate dielectric capacitors with ultra-thin gate dielectric layers suffer from high gate leakage, which prevents the accurate measurement of gate dielectric thickness. Accurate measurement of gate dielectric thickness of smaller area gate dielectric capacitors is hindered by the relatively large parasitic capacitance of the smaller area capacitors. The formation of first and second dummy structures on a wafer allow the accurate determination of gate dielectric thickness. First and second dummy structures are formed that are substantially similar to the gate dielectric capacitors except that the first dummy structures are formed without the second electrode of the capacitor and the second dummy structures are formed without the first electrode of the capacitor structure.Type: GrantFiled: December 19, 2001Date of Patent: January 11, 2005Assignee: Advanced Micro Devices, Inc.Inventors: William G. En, Mark W. Michael, Hai Hong Wang, Simon Siu-Sing Chan
-
Patent number: 6818950Abstract: In cellular MOSFET transistor arrays using a geometric gate construction, deleterious inherent capacitance induced by the construction is substantially reduced by the use of plugs in between adjacent source regions of transistor source rows and adjacent drain regions of transistor drain rows of the array. Embodiments using field oxide, thicker step gate oxide, dielectric materials in a floating gate construction, and shallow trench isolation region plugs are described.Type: GrantFiled: May 13, 2003Date of Patent: November 16, 2004Assignee: Micrel, Inc.Inventor: Shekar Mallikarjunaswamy
-
Patent number: 6815780Abstract: A semiconductor component includes a semiconductor substrate (210) having a first conductivity type, a semiconductor epitaxial layer (220) having the first conductivity type located over the semiconductor substrate, a first semiconductor device (110) and a second semiconductor device (130) located in the semiconductor epitaxial layer and including, respectively, a first semiconductor region (120) and a second semiconductor region (140), both having the second conductivity type, an ohmic contact region (150) in the semiconductor epitaxial layer having the first conductivity type and located between the first and second semiconductor devices, and at least one electrically insulating trench (160, 360) located in the semiconductor epitaxial layer and circumscribing at least the first semiconductor device. The semiconductor epitaxial layer has a doping concentration lower than a doping concentration of the semiconductor substrate.Type: GrantFiled: April 15, 2003Date of Patent: November 9, 2004Assignee: Motorola, Inc.Inventors: Vishnu Khemka, Vijay Parthasarathy, Ronghua Zhu, Amitava Bose, Todd C. Roggenbauer
-
Publication number: 20040217429Abstract: Methods for forming dual-metal gate CMOS transistors are described. An NMOS and a PMOS active area of a semiconductor substrate are separated by isolation regions. A metal layer is deposited over a gate dielectric layer in each active area. Silicon ions are implanted into the metal layer in one active area to form an implanted metal layer which is silicided to form a metal silicide layer. Thereafter, the metal layer and the metal silicide layer are patterned to form a metal gate in one active area and a metal silicide gate in the other active area wherein the active area having the gate with the higher work function is the PMOS active area. Alternatively, both gates may be metal silicide gates wherein the silicon concentrations of the two gates differ. Alternatively, a dummy gate may be formed in each of the active areas and covered with a dielectric layer. The dielectric layer is planarized thereby exposing the dummy gates. The dummy gates are removed leaving gate openings to the semiconductor substrate.Type: ApplicationFiled: May 25, 2004Publication date: November 4, 2004Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: Wenhe Lin, Mei-Sheng Zhou, Kin Leong Pey, Simon Chooi
-
Publication number: 20040217428Abstract: Some embodiments include an isolation layer defining an active region of a substrate, a gate pattern formed on the active region, and source/drain regions formed in the active region. Sidewall spacers are formed on sidewalls of the gate pattern, and a blocking insulation layer is formed on the isolation layer and on a portion of the active region neighboring the isolation layer. A silicide layer is formed on source/drain regions between the blocking insulation layer and the sidewall spacers. Some embodiments include defining an active region of a substrate using an isolation layer, forming a gate pattern on the active region, implanting impurities into the active region, and forming a spacer insulation layer on a surface of the substrate with the gate pattern. A region of the spacer insulation layer becomes thinner the closer it is to the gate pattern. Other embodiments are described in the claims.Type: ApplicationFiled: January 2, 2004Publication date: November 4, 2004Inventors: Jeong-Min Choi, Tae-Hong Ha
-
Patent number: 6812541Abstract: The semiconductor substrate of the integrated circuit includes at least one dielectrically isolating, vertical buried trench (2) having a height at least five times greater than its width, the trench laterally separating two regions (4, 5), and an epitaxial semiconductor layer (6) coveting the trench. An application is advantageously suited to MOS, CMOS and BiCMOS technologies.Type: GrantFiled: December 2, 2003Date of Patent: November 2, 2004Assignee: STMicroelectronics S.A.Inventor: Olivier Menut
-
Patent number: 6812572Abstract: An etch-stop layer is selectively provided between layers of a multiple-layered circuit in a selective manner so as to allow for outgassing of impurities during subsequent fabrication processes. The etch-stop layer is formed over an underlying stud so as to serve as an alignment target during formation of an overlying stud formed in an upper layer. In this manner multiple-layered circuits, for example memory devices, can be fabricated in relatively dense configurations.Type: GrantFiled: May 21, 2003Date of Patent: November 2, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Won-Suk Yang, Sang-Ho Song, Hong-Sik Jeong, Ki-Nam Kim
-
Publication number: 20040212017Abstract: Wiring lines for the supply of a voltage to feed a drive voltage to an integrated circuit formed in a semiconductor chip are disposed so as to cover a main surface of the semiconductor chip, so that, if the wiring lines are removed for the purpose of analyzing information stored in the semiconductor chip, the integrated circuit does not operate and it is impossible to analyze the information. Further, there is provided a processing detector circuit for detecting that the wiring lines have been tampered with. When the processing detector circuit detects a change in the state of the wiring lines, the integrated circuit is reset. Thus, it is possible to improve the security of information stored on the card.Type: ApplicationFiled: February 6, 2004Publication date: October 28, 2004Inventors: Hirotaka Mizuno, Yoshio Masumura, Takeo Kon, Yukio Kawashima
-
Publication number: 20040207024Abstract: A trench (10) is formed in an upper portion of a silicon substrate (1), and an isolation insulating film (2) is buried in the trench (10). Each of upper portions of the silicon substrate (1) which are isolated from each other by the isolation insulating film (2) is defined as a region where a MOSFET is to be formed. A thin SiGe layer (4) is formed along a sidewall of the trench (10) in the silicon substrate (1), and a B-containing SiGe layer (5) is formed within the SiGe layer (4) (a portion thereof located closer to the trench (10)).Type: ApplicationFiled: December 31, 2003Publication date: October 21, 2004Applicant: Renesas Technology Corp.Inventor: Katsumi Eikyu
-
Publication number: 20040195634Abstract: A semiconductor device including a gate located over a semiconductor substrate and a source/drain region located adjacent the gate. The source/drain region is bounded by an isolation structure that includes a constricted current passage between the gate and the source/drain region.Type: ApplicationFiled: April 1, 2003Publication date: October 7, 2004Applicant: Agere Systems Inc.Inventor: Yehuda Smooha
-
Publication number: 20040195635Abstract: The present invention discloses method for manufacturing semiconductor device employing an EXTIGATE structure. In accordance with the method, a predetermined thickness of the device isolation film is etched to form a recess. The recess is then filled with a second nitride film. A stacked structure of a barrier metal film, a metal layer and a third nitride film on the second nitride film and the polysilicon film is formed on the entire surface and the etched via a photoetching process to form a gate electrode. An insulating film spacer is deposited on a sidewall of the gate electrode. The exposed portion of the polysilicon film using the third nitride film pattern and the insulating film spacer as a mask to form a polysilicon film pattern and an oxide film on a sidewall of the polysilicon film pattern.Type: ApplicationFiled: December 15, 2003Publication date: October 7, 2004Applicant: Hynix Semiconductor Inc.Inventor: Sang Don Lee
-
Publication number: 20040188769Abstract: First and second impurity doped regions are formed in a semiconductor substrate. A first gate electrode is formed on the first impurity doped region with a first gate insulation film interposed therebetween. A second gate electrode is formed on the second impurity doped region with a second gate insulation film interposed therebetween. A first sidewall insulation film is formed on either side of the first gate electrode. A second sidewall insulation film has a thickness different from that of the first sidewall insulation film and are formed on either side of the second gate electrode. A third sidewall insulation film is formed on the first sidewall insulation film on the side of the first gate electrode. A fourth sidewall insulation films have a thickness different from that of the third sidewall, insulation film and are formed on the second sidewall insulation film on the side of the second gate electrode.Type: ApplicationFiled: October 2, 2003Publication date: September 30, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Hitoshi Tsuno
-
Publication number: 20040183139Abstract: A method according to some embodiments of the invention includes forming a first gate pattern on a first region of a semiconductor substrate. The first gate pattern is formed to have a first gate insulating layer pattern, a first lower gate conductive layer pattern and a gate etching stopper layer pattern which are sequentially stacked. A second gate pattern is formed on a second region spaced apart from the first region to define a border region between the first and second regions. The second gate pattern is formed to have a second gate insulating layer pattern and a second lower gate conductive layer pattern, which are sequentially stacked. Thus, some embodiments may prevent two different gate conductive layers from overlapping with each other in the border region. Accordingly, semiconductor memory devices according to some embodiments of the invention do not have undesired active regions formed in the border region.Type: ApplicationFiled: March 10, 2004Publication date: September 23, 2004Applicant: Samsung Electronics Co., Ltd.Inventor: Sun-Young Kim
-
Patent number: 6791122Abstract: A silicon controlled rectifier electrostatic discharge protection circuit with external on-chip triggering and compact internal dimensions for fast triggering. The ESD protection circuit includes a silicon controlled rectifier (SCR) having an anode coupled to the protected circuitry and a cathode coupled to ground, where the cathode has at least one high-doped region. At least one trigger-tap is disposed proximate to the at least one high-doped region and an external on-chip triggering device is coupled to the trigger-tap and the protected circuitry.Type: GrantFiled: November 5, 2001Date of Patent: September 14, 2004Assignees: Sarnoff Corporation, Sarnoff EuropeInventors: Leslie R. Avery, Christian C. Russ, Koen G. M. Verhaege, Markus P. J. Mergens, John Armer
-
Patent number: 6790745Abstract: A method for manufacturing a semiconductor device comprising of the steps of creating an oxide layer on a first surface of an epitaxial layer having damage layer located at a predetermined depth from the first surface, the damaged layer being in parallel alignment with the first surface. Then, using the oxide layer as a masked, etch the epitaxial layer to create a plurality of pillars, the plurality of pillars being enclosed in a first area of the top surface of the epitaxial layer, the first area having a predefine perimeter and the plurality of pillars being separated from each other by inner trenches and from the perimeter by a perimeter trench, the inner trenches and perimeter trench extend from the first surface to at least the predetermined depth of damaged layer. Form an oxide layer that coats the pillars, fills the perimeter trench and coats the sides and bottoms of the inner trenches prior to removing the oxide layer from at least the sidewalls and bottom of the inner trenches.Type: GrantFiled: December 15, 2003Date of Patent: September 14, 2004Assignee: JBCR InnovationsInventor: Richard A. Blanchard
-
Patent number: 6784485Abstract: A semiconductor device containing a diffusion barrier layer is provided. The semiconductor device includes at least a semiconductor substrate containing conductive metal elements; and, a diffusion barrier layer applied to at least a portion of the substrate in contact with the conductive metal elements, the diffusion barrier layer having an upper surface and a lower surface and a central portion, and being formed from silicon, carbon, nitrogen and hydrogen with the nitrogen being non-uniformly distributed throughout the diffusion barrier layer. Thus, the nitrogen is more concentrated near the lower and upper surfaces of the diffusion barrier layer as compared to the central portion of the diffusion barrier layer. Methods for making the semiconductor devices are also provided.Type: GrantFiled: February 11, 2000Date of Patent: August 31, 2004Assignee: International Business Machines CorporationInventors: Stephan Alan Cohen, Timothy Joseph Dalton, John Anthony Fitzsimmons, Stephen McConnell Gates, Lynne M. Gignac, Paul Charles Jamison, Kang-Wook Lee, Sampath Purushothaman, Darryl D. Restaino, Eva Simonyi, Horatio Seymour Wildman
-
Patent number: 6781192Abstract: Techniques of shallow trench isolation and devices produced therefrom. The techniques of shallow trench isolation utilize foamed polymers, cured aerogels or air gaps as the insulation medium. Such techniques facilitate lower dielectric constants than the standard silicon dioxide due to the cells of gaseous components inherent in foamed polymers, cured aerogels or air gaps. Lower dielectric constants reduce capacitive coupling concerns and thus permit higher device density in an integrated circuit device.Type: GrantFiled: June 27, 2002Date of Patent: August 24, 2004Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Patent number: 6781212Abstract: A selectively doped trench isolation device is provided. The trench isolation device of the preferred embodiment includes a semiconductor substrate having a trench. A thin field oxide layer is grown on the side walls of the trench, and the trench is filled with a heavily doped polysilicon. The work function difference between the substrate and the heavily doped polysilicon increases the field threshold voltage of the gated trench isolation device so that smaller isolation structures can be formed between adjacent active devices in higher density integrated circuits.Type: GrantFiled: August 31, 1998Date of Patent: August 24, 2004Assignee: Micron Technology, IncInventors: David Y. Kao, Rongsheng Yang
-
Publication number: 20040159893Abstract: A semiconductor device including a source region and a drain region spaced from each other by a predetermined interval and formed on a main surface of a semiconductor substrate. A gate electrode is formed on the semiconductor substrate. A trench is filled with insulation material and formed in the main surface of the semiconductor substrate between a location under the gate electrode and at least one of the source region and the drain region with a predetermined depth. An LDD is formed along the trench and has an impurity concentration that is lower than that of the source region and the drain region.Type: ApplicationFiled: February 13, 2004Publication date: August 19, 2004Inventor: Akinao Kitahara
-
Patent number: 6777751Abstract: A semiconductor device in accordance with the present invention includes: an insulating layer; a semiconductor region formed on the insulating layer; a trench that surrounds side parts of the semiconductor region and reaches the insulating layer; an isolation insulating film formed in the trench; a semiconductor element in which the semiconductor region serves as an active region; a side oxide film formed by oxidizing the side parts of the semiconductor region and located between the rest of the semiconductor region and the isolation insulating film; and a bottom oxide film that is formed by oxidizing a bottom part of the semiconductor region, located over the entire interface between the rest of the semiconductor region and the insulating layer, and having side surfaces that reach the side oxide film.Type: GrantFiled: March 24, 2003Date of Patent: August 17, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Tohru Yamaoka
-
Publication number: 20040155296Abstract: A unit cell of a metal oxide semiconductor (MOS) transistor is provided including an integrated circuit substrate and a MOS transistor on the integrated circuit substrate. The MOS transistor has a source region, a drain region and a gate. The gate is between the source region and the drain region. First and second spaced apart buffer regions are provided beneath the source region and the drain region and between respective ones of the source region and integrated circuit substrate and the drain region and the integrated circuit substrate.Type: ApplicationFiled: January 9, 2004Publication date: August 12, 2004Inventors: Sung-Min Kim, Dong-Gun Park, Sung-Young Lee, Hye-Jin Cho, Eun-Jung Yun, Shin-Ae Lee, Chang-Woo Oh, Jeong-Dong Choe
-
Publication number: 20040150020Abstract: In a semiconductor device of a polysilicon gate electrode structure having three or more different Fermi levels, a P type polysilicon having a lowest Fermi level is disposed on a first N type surface channel MOS transistor. A first N type polysilicon having a highest Fermi level is disposed on a second N type surface channel MOS transistor. A second N type polysilicon having an intermediate Fermi level between the highest and the lowest Fermi levels and doped with both an N type impurity and a P type impurity is disposed on a P channel MOS transistor.Type: ApplicationFiled: August 27, 2003Publication date: August 5, 2004Applicants: Elpida Memory, Inc., Hitachi, Ltd.Inventors: Satoru Yamada, Ryo Nagai, Kiyonori Oyu, Ryoichi Nakamura, Norikatsu Takaura
-
Patent number: 6764921Abstract: A semiconductor device of the present invention includes a MISFET provided in an element formation region Re of a semiconductor substrate 11 and a trench isolation 13 surrounding the sides of the element formation region Re. An oxygen-passage-suppression film 23 is provided from the top of the trench isolation 13 to the top of a portion of the element formation region Re adjacent to the trench isolation 13. The oxygen-passage-suppression film 23 is made of a silicon nitride film or the like through which oxygen is less likely to permeate. Therefore, since it becomes hard that the upper edge of the element formation region Re of the semiconductor substrate 11 is oxidized, an expansion of the volume of the upper edge is suppressed, thereby reducing a stress.Type: GrantFiled: July 31, 2003Date of Patent: July 20, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masahiro Imade, Hiroyuki Umimoto
-
Patent number: 6764892Abstract: A semiconductor circuit for multi-voltage operation having built-in electrostatic discharge (ESD) protection is described, comprising a drain extended nMOS transistor and a pnpn silicon controlled rectifier (SCR) merged with the transistor so that a dual npn structure is created and both the source of the transistor and the cathode of the SCR are connected to electrical ground potential, forming a dual cathode, whereby the ESD protection is enhanced. The rectifier has a diffusion region, forming an abrupt junction, resistively coupled to the drain, whereby the electrical breakdown-to-substrate of the SCR can be triggered prior to the breakdown of the nMOS transistor drain. The SCR has anode and cathode regions spaced apart by semiconductor surface regions and insulating layers positioned over the surface regions with a thickness suitable for high voltage operation and ESD protection.Type: GrantFiled: May 27, 2003Date of Patent: July 20, 2004Assignee: Texas Instruments IncorporatedInventors: Keith E. Kunz, Charvaka Duvvury, Hisashi Shichijo
-
Publication number: 20040129982Abstract: A semiconductor device having an MODFET and at least one other device formed on one identical semiconductor substrate, in which an intrinsic region for the MODFET is formed by selective growth in a groove formed on a semiconductor substrate having an insulation film on the side wall of the groove, and single-crystal silicon at the bottom of the groove, is disclosed. The step between the MODFET and the at least one other device mounted together on one identical substrate can be thereby decreased, and each of the devices can be reduced in the size and integrated to a high degree, and the interconnection length can be shortened to reduce power consumption.Type: ApplicationFiled: December 18, 2003Publication date: July 8, 2004Applicant: Renesas Technology CorporationInventors: Katsuya Oda, Katsuyoshi Washio
-
Publication number: 20040124477Abstract: A semiconductor integrated circuit device having a capacitor element including a lower electrode provided over an element isolation region of a principal surface of a semiconductor substrate, and an upper electrode provided over the lower electrode via a dielectric film interposed therebetween, has oxidation resistant films between the element isolation region of the principal surface of the semiconductor substrate and the lower electrode, and between the lower electrode and the upper electrode.Type: ApplicationFiled: December 17, 2003Publication date: July 1, 2004Inventors: Shinichi Minami, Fukuo Oowada, Xiaudong Fang
-
Patent number: 6753574Abstract: The semiconductor device includes: a conducting layer including: a channel region; a source region and a drain region sandwiching the channel region; and a body region connected to the channel region and being adjacent to the source region and the drain region; a gate electrode formed above the channel region interposing a gate insulation film therebetween; a dummy electrode formed on the body region near the interface between at least the drain region and the body region, and electrically insulated with the gate electrode; and a body contact region formed in the body region except a region where the dummy electrode is formed. The gate electrode and the dummy electrode are electrically insulated with each other, whereby the semiconductor device having body contacts can have a gate capacitance much decreased. Accordingly, deterioration of the speed performance of the transistors can be suppressed.Type: GrantFiled: March 23, 2001Date of Patent: June 22, 2004Assignee: Fujitsu LimitedInventors: Seiichiro Yamaguchi, Mitsuaki Kai, Isao Amano
-
Patent number: 6753581Abstract: A static random access memory cell comprising a first invertor including a first p-channel pullup transistor, and a first n-channel pulldown transistor in series with the first p-channel pullup transistor; a second invertor including a second p-channel pullup transistor, and a second n-channel pulldown transistor in series with the second n-channel pullup transistor, the first invertor being cross-coupled with the second invertor, the first and second pullup transistors sharing a common active area; a first access transistor having an active terminal connected to the first invertor; a second access transistor having an active terminal connected to the second invertor; and an isolator isolating the first pullup transistor from the second pullup transistor.Type: GrantFiled: November 19, 2002Date of Patent: June 22, 2004Assignee: Micron Technology, Inc.Inventor: Michael P. Violette
-
Patent number: 6750519Abstract: Methods for forming dual-metal gate CMOS transistors are described. An NMOS and a PMOS active area of a semiconductor substrate are separated by isolation regions. A metal layer is deposited over a gate dielectric layer in each active area. Silicon ions are implanted into the metal layer in one active area to form an implanted metal layer which is silicided to form a metal silicide layer. Thereafter, the metal layer and the metal silicide layer are patterned to form a metal gate in one active area and a metal silicide gate in the other active area wherein the active area having the gate with the higher work function is the PMOS active area. Alternatively, both gates may be metal silicide gates wherein the silicon concentrations of the two gates differ. Alternatively, a dummy gate may be formed in each of the active areas and covered with a dielectric layer. The dielectric layer is planarized thereby exposing the dummy gates. The dummy gates are removed leaving gate openings to the semiconductor substrate.Type: GrantFiled: October 8, 2002Date of Patent: June 15, 2004Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Wenhe Lin, Mei-Sheng Zhou, Kin Leong Pey, Simon Chooi
-
Patent number: 6744113Abstract: In a trench (2), an oxynitride film (31ON1) and a silicon oxide film (31O1) are positioned between a doped silicon oxide film (31D) and a substrate (1), and a silicon oxide film (31O2) is positioned closer to the entrance of the trench (2) than the doped silicon oxide film (31D). The oxynitride film (31ON1) is formed by a nitridation process utilizing the silicon oxide film (31O1). The vicinity of the entrance of the trench (2) is occupied by the silicon oxide films (31O1, 31O2) and the oxynitride film (31ON1).Type: GrantFiled: March 4, 2003Date of Patent: June 1, 2004Assignee: Renesas Technology Corp.Inventors: Takashi Kuroi, Tomohiro Yamashita, Katsuyuki Horita
-
Patent number: 6743695Abstract: In a method for shallow trench isolation and a method for manufacturing a non-volatile memory device using the same, a hard mask layer pattern, a stopper layer pattern and an oxide film pattern are formed by patterning a hard mask layer, a stopper layer and an oxide film. A trench is formed by etching an upper portion of a substrate adjacent to the stopper layer pattern with the hard mask layer pattern. After removing the hard mask layer, a field oxide layer is formed in the trench. After etching the trench with the hard mask, the aspect ratio of the trench region is reduced by removing the hard mask prior to filling the trench, enhancing the gap filling margin of the trench fill process.Type: GrantFiled: January 29, 2003Date of Patent: June 1, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Seong-Soo Lee, Jae-Seung Hwang
-
Patent number: 6737721Abstract: A semiconductor device has an isolation area having a shallow trench isolation (STI) structure for isolating device areas for transistor elements. The isolation area for a bipolar transistor has a first annular trench encircling a n-type collector well, a second annular trench encircling the first annular trench and an annular p-type diffused region disposed between the first annular trench and the second annular trench while in contact with the annular trenches. The plurality of isolation trenches in a single isolation area prevents a dishing portion of the substrate after a CMP process without causing a short-circuit failure.Type: GrantFiled: October 18, 2000Date of Patent: May 18, 2004Assignee: NEC Electronics CorporationInventor: Hisamitsu Suzuki
-
Patent number: 6734524Abstract: An electronic component includes a semiconductor substrate (110), an epitaxial semiconductor layer (120, 221, 222) over the semiconductor substrate, and a semiconductor region (130, 230) in the epitaxial semiconductor layer. The epitaxial semiconductor layer has an upper surface (123). A first portion (121) of the epitaxial semiconductor layer is located below the semiconductor region, and a second portion (122) of the epitaxial semiconductor layer is located above the semiconductor region. The semiconductor substrate and the first portion of the epitaxial semiconductor layer have a first conductivity type, and the semiconductor region has a second conductivity type. At least one electrically insulating trench (140, 240) extends from the upper surface of the epitaxial semiconductor layer into at least a portion of the semiconductor region. The semiconductor substrate has a doping concentration higher than a doping concentration of the first portion of the epitaxial semiconductor layer.Type: GrantFiled: December 31, 2002Date of Patent: May 11, 2004Assignee: Motorola, Inc.Inventors: Vijay Parthasarathy, Vishnu Khemka, Ronghua Zhu, Amitava Bose, Todd Roggenbauer, Paul Hui
-
Patent number: 6734523Abstract: A semiconductor device including a well divided into a plurality of parts by a trench, to effect a reduction in layout area, and a manufacturing method thereof. In the semiconductor device, an element isolation film is formed such as to have to a depth from the main surface of a semiconductor substrate, and the area from the main surface of the substrate to the depth is divided into a plurality of first regions. A first well is formed in each of the first regions. A second well is formed in a second region deeper than the first well in the substrate, and the second well is in contact with some of the first wells.Type: GrantFiled: September 14, 1999Date of Patent: May 11, 2004Assignee: Renesas Technology Corp.Inventors: Shuuichi Ueno, Tomohiro Yamashita, Hidekazu Oda
-
Patent number: 6730971Abstract: A semiconductor device comprises a device isolation layer disposed in a portion of a substrate of first conductivity type. An outline of the device isolation layer defines an active region of the substrate. An impurity diffused region of second conductivity type may be formed in a portion of the active region; and a silicide layer may be formed to cover the impurity diffused region of second conductivity type. The device isolation layer may include a recess formed therein to expose a portion of the substrate of first conductivity type adjacent to the impurity diffused region of second conductivity type. The silicide layer that is formed to cover the impurity diffused layer of second conductivity type may extend over and against the exposed region of the substrate of first conductivity type that was exposed by the recess of the device isolation layer.Type: GrantFiled: November 6, 2002Date of Patent: May 4, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-Ha Hwang, Young-Ok Kim, Cha-Dong Yeo
-
Publication number: 20040079999Abstract: There is provided a semiconductor device including DTMOS and a substrate variable-bias transistor and a portable electronic device both operable with reduced power consumption. N-type deep well regions (12) are formed in one P-type semiconductor substrate (11). The N-type deep well regions (12, 12) are electrically isolated by the P-type semiconductor substrate (11). Over the N-type deep well regions (12), a P-type deep well region (13) and a P-type shallow well region (15) are formed to fabricate an N-type substrate variable-bias transistor (26). Over the N-type deep well region (12), an N-type shallow well region (14) is formed to fabricate a P-type substrate variable-bias transistor (25). Further a P-type DTMOS (28) and an N-type DTMOD (27) are fabricated.Type: ApplicationFiled: July 31, 2003Publication date: April 29, 2004Inventors: Akihide Shibata, Hiroshi Iwata, Seizo Kakimoto
-
Patent number: 6727558Abstract: A method is provided, the method including forming a gate dielectric above a substrate layer, and forming a gate conductor above the gate dielectric. The method also includes forming at least one dielectric isolation structure in the substrate adjacent the gate dielectric.Type: GrantFiled: February 15, 2001Date of Patent: April 27, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Michael P. Duane, David D. Wu, Massud Aminpur, Scott D. Luning