Dielectric Isolation Means (e.g., Dielectric Layer In Vertical Grooves) Patents (Class 257/374)
-
Patent number: 7541629Abstract: A method and structure for reducing leakage currents in integrated circuits based on a direct silicon bonding (DSB) fabrication process. After recessing a top semiconductor layer and an underlying semiconductor substrate, a dielectric layer may be deposited and etched back to form embedded spacers. Conventional source/drain regions may then be formed.Type: GrantFiled: April 21, 2008Date of Patent: June 2, 2009Assignee: International Business Machines CorporationInventors: Huilong Zhu, Haizhou Yin, Zhijiong Luo
-
Patent number: 7535051Abstract: A example embodiment may provide a memory device that may include an active pattern on a semiconductor substrate, a first charge trapping layer pattern on the active pattern, a first gate electrode on the first charge trapping layer pattern, a second charge trapping layer pattern on a sidewall of the active pattern in a first direction, a second gate electrode on the second charge trapping layer pattern in the first direction, and/or a source/drain region in the active pattern. The memory device may have improved integration by forming a plurality of charge trapping layer patterns on the same active pattern.Type: GrantFiled: January 12, 2007Date of Patent: May 19, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Na-Young Kim, Chang-Woo Oh, Sung-Hwan Kim, Yong-Lack Choi
-
Patent number: 7528453Abstract: A field-effect transistor (FET) with local source-drain insulation is described. The FET includes a semiconductor substrate, source and drain depressions, a depression insulation layer, an electrically conductive filling layer, a gate dielectric, and a gate layer. The depression insulation layer is formed at least in bottom regions of the source and drain depressions. The electrically conductive filling layer realizes source and drain regions and fills the source and drain depressions at a surface of the depression insulation layer. The gate dielectric is formed at a substrate surface between the source and drain depressions. The gate layer (is formed at a surface of the gate dielectric. The source and drain depressions have, in an upper region, a widening with a predetermined death for realizing defined channel connection regions.Type: GrantFiled: September 19, 2003Date of Patent: May 5, 2009Assignee: Infineon Technologies AGInventors: Jürgen Holz, Klaus Schrüfer, Helmut Tews
-
Patent number: 7525148Abstract: A nonvolatile memory device and a method of manufacturing the same are provided. An insulation layer having a high etching rate as compared with a pad oxide layer is formed as a buffer layer between a first STI film formed as a lower part of semiconductor substrate and a second STI film formed as an upper part of the semiconductor substrate, to obtain a pillar CD for an SAP structure. The buffer layer is etched more speedily in comparison with the pad oxide layer in a procedure of etching the pad oxide layer, thus ensuring a sufficient pillar CD without an excessive wet etch-back. Accordingly, a defect occurrence such as a grooving or seam can be prevented in realizing the SAP structure, and a tunnel oxide layer can be formed with uniform thickness.Type: GrantFiled: September 16, 2005Date of Patent: April 28, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Joon Kim, Dae-Woong Kim, Min Kim
-
Patent number: 7521763Abstract: The embodiments of the invention provide a device, method, etc. for a dual stress STI. A semiconductor device is provided having a substrate with a first transistor region and a second transistor region different than the first transistor region. The first transistor region includes a PFET; and, the second transistor region includes an NFET. Further, STI regions are provided in the substrate adjacent sides of and positioned between the first transistor region and the second transistor region, wherein the STI regions each include a compressive region, a compressive liner, a tensile region, and a tensile liner.Type: GrantFiled: January 3, 2007Date of Patent: April 21, 2009Assignee: International Business Machines CorporationInventors: Deok-kee Kim, Seong-Dong Kim, Oh-Jung Kwon
-
Patent number: 7521753Abstract: An integrated circuit device includes a substrate having a trench formed therein. An isolation layer is disposed in the trench so as to cover a first sidewall portion of the trench and an entire bottom of the trench without covering a second sidewall portion of the trench. A buffer layer is disposed between the isolation layer and the trench. A gate insulating layer is disposed on the second sidewall portion of the trench and extends onto the substrate adjacent to the trench.Type: GrantFiled: January 29, 2007Date of Patent: April 21, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Kang-yoon Lee, Jong-woo Park
-
Patent number: 7514793Abstract: Metal interconnection lines of semiconductor devices and methods of forming the same are disclosed. Improved reliability is achieved in a disclosed metal line of a semiconductor device by preventing metal layers from eroding and preventing metal lines from being destroyed due to electro-migration (EM) and stress-migration (SM). An illustrated metal interconnection line includes: a semiconductor substrate; a metal pattern on the substrate; a glue pattern under the metal pattern; an anti-reflection pattern on the metal pattern; and dummy patterns surrounding side walls of the metal pattern.Type: GrantFiled: December 4, 2006Date of Patent: April 7, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Jae-Suk Lee
-
Patent number: 7514313Abstract: A process of forming an electronic device can include forming an insulating layer over first and second active regions, and a field isolation region. The process can also include forming a seed layer and exposing the first active region. The process can further include selectively forming a first and second semiconductor layer over the first active region and the seed layer, respectively. The first and second semiconductor layers can be spaced-apart from each other. In one aspect, the process can include selectively forming the first and second semiconductor layers simultaneously at a substantially same point in time. In another aspect, an electronic device can include first and second transistor structures separated by a field isolation region and electrically connected by a conductive member. A semiconductor island, designed to be electrically floating, can lie between the conductive member and the base layer.Type: GrantFiled: April 10, 2006Date of Patent: April 7, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Omar Zia, Da Zhang, Venkat R. Kolagunta, Narayanan C. Ramani, Bich-Yen Nguyen
-
Patent number: 7511360Abstract: N channel and P channel transistors are enhanced by applying stressor layers of tensile and compressive, respectively, over them. A previously unknown problem was discovered concerning the two stressor layers, which both may conveniently be nitride but made somewhat differently. The two stressors have different etch rates which results in deleterious effects when etching a contact hole at the interface between the two stressors. A contact to a gate is often preferably half way between N and P channel transistors which is also the seemingly best location for the border between the two stressor layers. The contact etch at the border can result in pitting of the underlying gate structure or in residual nitride in the contact hole. Therefore, it has been found beneficial to ensure that each contact is at least some predetermined distance from the stressor of the opposite type from the one the contact is passing through.Type: GrantFiled: December 14, 2005Date of Patent: March 31, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Mehul D. Shroff, Paul A. Grudowski
-
Patent number: 7511345Abstract: The present invention provides a MOS transistor device for providing ESD protection including at least one interleaved finger having a source, drain and gate region formed over a channel region disposed between the source and the drain regions. The transistor device further includes at least one isolation gate formed in at least one of the interleaved fingers. The device can further include a bulk connection coupled to at least one of the source, drain and gate regions via through at least one of diode, MOS, resistor, capacitor inductor, short, etc. The bulk connection is preferably isolated through the isolation gate.Type: GrantFiled: June 12, 2006Date of Patent: March 31, 2009Assignees: Sarnoff Corporation, Sarnoff EuropeInventors: Benjamin Van Camp, Gerd Vermont
-
Patent number: 7508053Abstract: A method of manufacturing a metal-oxide-semiconductor (MOS) transistor device is disclosed. A gate dielectric layer is formed on an active area of a substrate. A gate electrode is patterned on the gate dielectric layer. The gate electrode has vertical sidewalls and a top surface. A liner is formed on the vertical sidewalls of the gate electrode. A nitride spacer is formed on the liner. An ion implanted is performed to form a source/drain region. After salicide process, an STI region that isolates the active area is recessed, thereby forming a step height at interface between the active area and the STI region. The nitride spacer is removed. A nitride cap layer that borders the liner is deposited. The nitride cap layer has a specific stress status.Type: GrantFiled: October 29, 2007Date of Patent: March 24, 2009Assignee: United Microelectronics Corp.Inventors: Shyh-Fann Ting, Cheng-Tung Huang, Wen-Han Hung, Tzyy-Ming Cheng, Tzer-Min Shen, Yi-Chung Sheng
-
Patent number: 7504696Abstract: Embodiments herein present a structure and method to make a CMOS with dual metal gates. Specifically, the CMOS comprises a first gate comprising a first metal and a second gate comprising a second metal. The first gate comprises a portion of a first transistor that is complementary to a second transistor that includes the second gate, wherein the first gate and the second gate are situated on the same substrate. Furthermore, the first metal produces a first threshold voltage characteristic, wherein the first metal comprises tantalum. The second metal produces a second threshold voltage characteristic that differs from the first threshold voltage characteristic, wherein the second metal comprises tungsten.Type: GrantFiled: January 10, 2006Date of Patent: March 17, 2009Assignee: International Business Machines CorporationInventors: Huilong Zhu, Zhijiong Luo, Dae-Gyu Park
-
Patent number: 7504697Abstract: A semiconductor structure and its method of fabrication utilize a semiconductor substrate having an active region mesa surrounded by an isolation trench. A first isolation region having a first stress is located in the isolation trench. A second isolation region having a second stress different than the first stress is also located in the isolation trench. The first isolation region and the second isolation region are sized and positioned to rotationally shear stress the active region mesa.Type: GrantFiled: December 28, 2007Date of Patent: March 17, 2009Assignee: International Business MachinesInventor: Dureseti Chidambarrao
-
Publication number: 20090057777Abstract: A semiconductor device comprises a semiconductor substrate, a plurality of transistors provided in the semiconductor substrate, and an isolation region for isolating the plurality of transistors to one another, the isolation region being comprised of an isolating insulation film, wherein a crystal structure of at least a part of the isolating insulation film is broken.Type: ApplicationFiled: November 3, 2008Publication date: March 5, 2009Inventors: Osamu FUJII, Tomoya SANUKI
-
Patent number: 7498639Abstract: An integrated BiCMOS semiconductor circuit has active moat areas in silicon. The active moat areas include electrically active components of the semiconductor circuit, which comprise active window structures for base and/or emitter windows. The integrated BiCMOS semiconductor circuit has zones where silicon is left to form dummy moat areas which do not include electrically active components, and has isolation trenches to separate the active moat areas from each other and from the dummy moat areas. The dummy moat areas comprise dummy window structures having geometrical dimensions and shapes similar to those of the active window structures for the base and/or emitter windows.Type: GrantFiled: September 23, 2005Date of Patent: March 3, 2009Assignee: Texas Instruments IncorporatedInventors: Philipp Steinmann, Scott Balster, Badih El-Kareh, Thomas Scharnagl, Michael Schmitt
-
Publication number: 20090053883Abstract: A method of setting a work function of a fully silicided semiconductor device, and related device. At least some of the illustrative embodiments are methods comprising forming a gate stack over a semiconductor substrate (the gate stack comprising a dielectric layer, a silicide layer on the dielectric layer that defines a metal-dielectric layer interface, and a polysilicon layer on the silicide layer), depositing a metal layer over the gate stack, annealing to induce a reaction between the polysilicon layer and the metal layer, and delivering a work function-setting dopant to the metal-dielectric layer interface by way of the reaction.Type: ApplicationFiled: August 24, 2007Publication date: February 26, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Luigi COLOMBO, Mark R. VISOKAY, James J. CHAMBERS
-
Publication number: 20090045468Abstract: Trench isolation structure and method of forming trench isolation structures. The structures includes a trench in a silicon region of a substrate, the trench extending from a top surface of the substrate into the silicon region; an ion implantation stopping layer over sidewalls of the trench; a dielectric fill material filling remaining space in the trench, the dielectric fill material not including any materials found in the stopping layer; an N-type dopant species in a first region of the silicon region on a first side of the trench; the N-type dopant species in a first region of the dielectric material adjacent to the first side of the trench; a P-type dopant species in a second region of the silicon region on a second side of the trench; and the P-type dopant species in a second region of the dielectric material adjacent to the second side of the trench.Type: ApplicationFiled: August 16, 2007Publication date: February 19, 2009Inventors: Terence Blackwell Hook, Jeffrey Bowman Johnson, James Spiros Nakos
-
Patent number: 7491964Abstract: A method and structure for an improved shallow trench isolation (STI) structure for a semiconductor device. The STI structure incorporates an oxynitride top layer of the STI fill. Optionally, the STI structure incorporates an oxynitride margin of the STI fill adjacent the silicon trench walls. A region of the oxynitride margin near the upper edges of the silicon trench walls includes oxynitride corners that are relatively thicker and contain a higher concentration of nitrogen as compared to the other regions of the oxynitride margin. The oxynitride features limit the STI fill height loss and also reduce the formation of divots in the STI fill below the level of the silicon substrate cause by hydrofluoric acid etching and other fabrication processes. Limiting STI fill height loss and the formation of divots improves the functions of the STI structure.Type: GrantFiled: January 17, 2005Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: Fred Buehrer, Anthony I. Chou, Toshiharu Furukawa, Renee T. Mo
-
Publication number: 20090026551Abstract: A semiconductor device includes: an isolation region formed in a semiconductor substrate; active regions surrounded by the isolation region and including p-type and n-type regions, respectively; an NMOS transistor formed in the active region including the p-type region and including an n-type gate electrode; a PMOS transistor formed in the active region including the n-type region and including a p-type gate electrode; and a p-type resistor formed on the isolation region. The p-type resistor has an internal stress greater than that of the p-type gate electrode.Type: ApplicationFiled: June 18, 2008Publication date: January 29, 2009Inventors: Ryo Nakagawa, Takayuki Yamada
-
Patent number: 7473976Abstract: A semiconductor power transistor includes a drift region of a first conductivity type and a well region of a second conductivity type in the drift region such that the well region and the drift region form a pn junction therebetween. A first highly doped silicon region of the first conductivity type is in the well region, and a second highly doped silicon region is in the drift region. The second highly doped silicon region is laterally spaced from the well region such that upon biasing the transistor in a conducting state, a current flows laterally between first and second highly doped silicon regions through the drift region. Each of a plurality of trenches extending into the drift region perpendicular to the current flow includes a dielectric layer lining at least a portion of the trench sidewalls and at least one conductive electrode.Type: GrantFiled: April 12, 2006Date of Patent: January 6, 2009Assignee: Fairchild Semiconductor CorporationInventor: Christopher Boguslaw Kocon
-
Publication number: 20080303101Abstract: A stress-transmitting dielectric layer is formed on the at least one PFET and the at least one NFET. A tensile stress generating film, such as a silicon nitride, is formed on the at least one NFET by blanket deposition and patterning. A compressive stress generating film, which may be a refractive metal nitride film, is formed on the at least one PFET by a blanket deposition and patterning. An encapsulating dielectric film is deposited over the compress stress generating film. The stress is transferred from both the tensile stress generating film and the compressive stress generating film into the underlying semiconductor structures. The magnitude of the transferred compressive stress from the refractory metal nitride film may be from about 5 GPa to about 20 GPa.Type: ApplicationFiled: June 5, 2007Publication date: December 11, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Thomas S. Kanarsky, Qiqing Ouyang, Haizhou Yin
-
Publication number: 20080290420Abstract: A semiconductor structure includes a semiconductor substrate; an opening in the semiconductor substrate; a semiconductor layer in the opening and covering a bottom and sidewalls of the opening, wherein the semiconductor layer and the semiconductor substrate comprise different materials; and a dielectric material over the semiconductor layer and filling a remaining portion of the opening.Type: ApplicationFiled: May 25, 2007Publication date: November 27, 2008Inventors: Ming-Hua Yu, Tai-Chun Huang, Chien-Hao Chen, Keh-Chiang Ku, Jr.-Hung Li, Ling-Yen Yeh, Tze-Liang Lee
-
Patent number: 7456479Abstract: A method for fabricating a probing pad is disclosed. A substrate having thereon a dielectric layer is provided. An inlaid metal wiring is formed in the dielectric layer. The inlaid metal wiring and the dielectric layer are covered with a passivation dielectric film. A portion of the passivation dielectric film is then etched away to form a reinforcement pattern on the inlaid metal wiring. The reinforcement pattern has inter-space that exposes a portion of the underlying inlaid metal wiring. A conductive pad is formed over the reinforcement pattern and the passivation dielectric film. The conductive pad fills the inter-space of the reinforcement pattern.Type: GrantFiled: December 15, 2005Date of Patent: November 25, 2008Assignee: United Microelectronics Corp.Inventor: Chien-Ming Lan
-
Patent number: 7449763Abstract: This disclosure provides cells of nonvolatile memory devices with floating gates and methods for fabricating the same. The cell of the nonvolatile memory device includes device isolation layers in parallel with each other on a predetermined region of a semiconductor substrate that define a plurality of active regions. Each device isolation layer has sidewalls that project over the semiconductor substrate. A plurality of word lines crosses over the device isolation layers. A tunnel oxide layer, a floating gate, a gate interlayer dielectric layer, and a control gate electrode are sequentially stacked between each active region and each word line. The floating gate and the control gate electrode have sidewalls that are self-aligned to the adjacent device isolation layers.Type: GrantFiled: September 11, 2006Date of Patent: November 11, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Hyun Lee, Kyu-Charn Park, Jeong-Hyuk Choi, Sung-Hoi Hur
-
Publication number: 20080251854Abstract: In one aspect of the present invention, semiconductor device, may include a p-channel semiconductor active region, an n-channel semiconductor active region, an element isolation insulating layer which electrically isolates the p-channel semiconductor active region from the n-channel semiconductor active region, and an insulating layer made of a material different from that of the element isolation insulating layer, and being in contact with both ends, in its channel length direction, of the p-channel semiconductor active region to apply a compression stress in the channel length direction to a channel of the p-channel semiconductor active region, wherein the p-channel semiconductor active region is surrounded by the insulating layer, which is in contact with the both ends, in the channel length direction, of the p-channel semiconductor active region, and the p-channel semiconductor active region is surrounded by the element isolation insulating layer, which is in contact with the side surfaces, approximatelyType: ApplicationFiled: April 10, 2008Publication date: October 16, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiaki SHIMOOKA, Takashi IZUMIDA, Hiroki OKAMOTO
-
Patent number: 7436030Abstract: A method of fabricating and a structure of an IC incorporating strained MOSFETs on separated silicon layers are disclosed. N-channel field effect transistors (nFET) and P-channel FETs (pFET) are formed on the separated silicon layers, respectively. Shallow trench insulation (STI) regions adjacent to the nFETs and pFETs thus can be formed to induce different stress to the channel regions of the respective nFETs and pFETs. As a consequence, performance of both the nFETs and the pFETs can be improved by the STI stress. In addition, the area of the IC can also be reduced as the two silicon layers are positioned vertically relative to one another.Type: GrantFiled: August 10, 2006Date of Patent: October 14, 2008Assignee: International Business Machines CorporationInventors: Haining Yang, Thomas W. Dyer, Wai-Kin Li
-
Patent number: 7436023Abstract: A semiconductor component having a drift path (2) which is formed in a semiconductor body (1), is composed of a semiconductor material of first conductance type. The drift path (2) is arranged between at least one first and one second electrode (3, 4) and has a trench structure in the form of at least one trench (18). A dielectric material which is referred to as a high-k material and has a relative dielectric constant ?r where ?r?20 is arranged in the trench structure such that at least one high-k material region (5) and one semiconductor material region (6) of the first conductance type are arranged in the area of the drift path (2).Type: GrantFiled: August 11, 2006Date of Patent: October 14, 2008Assignee: Infineon Technologies AGInventors: Franz Hirler, Anton Mauder, Frank Pfirsch
-
Publication number: 20080237733Abstract: The embodiments of the invention provide a structure and method to enhance channel stress by using optimized STI stress and nitride capping layer stress. More specifically, a transistor structure is provided comprising a substrate having a first transistor region and a second transistor region, different than the first transistor region. Moreover, first transistors are provided over the first transistor region and second transistors, different than the first transistors, are provided over the second transistors region. The first transistor comprises an NFET and the second transistor comprises a PFET. The structure further includes STI regions in the substrate adjacent sides of the first transistors and the second transistors, wherein the STI regions comprise stress producing regions. Recesses are within at least two of the STI regions, such that portions of at least one of said first stress liner and said second stress liner are positioned within said recesses.Type: ApplicationFiled: March 27, 2007Publication date: October 2, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Xiangdong Chen, Zhijiong Luo, Huilong Zhu
-
Publication number: 20080237734Abstract: A complementary metal-oxide-semiconductor (CMOS) transistor comprising a substrate, a first conductive type MOS transistor, a second conductive type MOS transistor, a buffer layer, a first stress layer and a second stress layer is provided. The substrate has a device isolation structure therein that defines a first active area and a second active area. The first conductive type MOS transistor and the second conductive type MOS transistor are respectively disposed in the first active area and the second active area of the substrate. A first nitride spacer of the first conductive type MOS transistor has a thickness greater than that of a second nitride spacer of the second conductive type MOS transistor. The buffer layer is disposed on the first conductive type MOS transistor. The first stress layer is disposed on the buffer layer. The second stress layer is disposed on the second conductive type MOS transistor.Type: ApplicationFiled: March 29, 2007Publication date: October 2, 2008Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Han Hung, Cheng-Tung Huang, Kun-Hsien Lee, Shyh-Fann Ting, Li-Shian Jeng, Meng-Yi Wu, Chung-Min Shih, Tzyy-Ming Cheng, Chia-Wen Liang
-
Publication number: 20080230843Abstract: A method for forming isolation structure for MOS transistor is disclosed, which includes forming a first photoresist layer over a sacrificed oxide layer of a semiconductor substrate, patterning the first photoresist layer to define a PMOS active region and a PMOS isolation region; implanting nitrogen ions into the PMOS isolation region through the sacrificed oxide layer by using the first photoresist layer as a mask; removing the first photoresist layer; forming a second photoresist layer over the sacrificed oxide layer, patterning the second photoresist layer to define a NMOS active region and a NMOS isolation region; implanting oxygen ions into the NMOS isolation region through the sacrificed oxide layer by using the second photoresist layer as a mask; removing the second photoresist layer and the sacrificed oxide layer; and annealing the semiconductor substrate to form isolation structures of PMOS and NMOS, respectively.Type: ApplicationFiled: December 5, 2007Publication date: September 25, 2008Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Buxin Zhang, Yuan Wang
-
Publication number: 20080203492Abstract: Semiconductor methods and device structures for suppressing latch-up in bulk CMOS devices. The method comprises forming a trench in the semiconductor material of the substrate with first sidewalls disposed between a pair of doped wells, also defined in the semiconductor material of the substrate. The method further comprises forming an etch mask in the trench to partially mask the base of the trench, followed by removing the semiconductor material of the substrate exposed across the partially masked base to define narrowed second sidewalls that deepen the trench. The deepened trench is filled with a dielectric material to define a trench isolation region for devices built in the doped wells. The dielectric material filling the deepened extension of the trench enhances latch-up suppression.Type: ApplicationFiled: May 8, 2008Publication date: August 28, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ethan Harrison Cannon, Toshiharu Furukawa, Mark Charles Hakey, David Vaclav Horak, Charles William Koburger, Jimmy Konstantinos Kontos, Jack Allan Mandelman, William Robert Tonti
-
Patent number: 7417298Abstract: An insulated-gate transistor, includes a semiconductor material layer having a front surface, a body region, an insulated gate disposed over the body region with interposition of a gate dielectric, and a source and drain region, the source region formed in the body region and the drain region formed in the semiconductor material layer. The source and drain regions are spaced apart from each other by a channel zone in a portion of the body region underlying the insulated gate, and a charge carriers drift portion of the semiconductor material layer between the channel zone and the drain region, the insulated gate extending over the charge carriers drift portion. The drain region is located at a depth compared to the front surface for causing charge carriers to move in the charge carriers drift portion away from an interface between the semiconductor material layer and the gate dielectric.Type: GrantFiled: March 9, 2005Date of Patent: August 26, 2008Assignee: STMicroelectronics, S.r.l.Inventors: Riccardo Depetro, Stefano Manzini
-
Publication number: 20080191287Abstract: First, a semiconductor substrate having a first active region and a second active region is provided. The first active region includes a first transistor and the second active region includes a second transistor. A first etching stop layer, a stress layer, and a second etching stop layer are disposed on the first transistor, the second transistor and the isolation structure. A first etching process is performed by using a patterned photoresist disposed on the first active region as a mask to remove the second etching stop layer and a portion of the stress layer from the second active region. The patterned photoresist is removed, and a second etching process is performed by using the second etching stop layer of the first active region as a mask to remove the remaining stress layer and a portion of the first etching stop layer from the second active region.Type: ApplicationFiled: February 13, 2007Publication date: August 14, 2008Inventors: Pei-Yu Chou, Shih-Fang Tzou, Jiunn-Hsiung Liao
-
Patent number: 7408229Abstract: A test structure for implementing resistance measurement of a deep trench formed in a semiconductor device includes a deep trench formed within a semiconductor substrate. The deep trench has a dielectric material formed on upper portions of sidewall surfaces thereof, and includes a conductive fill material therein. A doped buried plate region encompasses a bottom portion of the deep trench, and a doped horizontal n-well band is in electrical contact with an upper portion of the doped buried plate region. A doped vertical n-well band is in electrical contact with the doped horizontal n-well band.Type: GrantFiled: September 11, 2007Date of Patent: August 5, 2008Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Geng Wang
-
Publication number: 20080157215Abstract: Structures for reducing or even preventing the diffusion from an NFET side of a gate to a PFET side of the gate in a semiconductor device are disclosed, as well as manufacturing methods thereof. A diffusion barrier is formed in the shared gate at the N/P boundary between the NFET and the PFET. The diffusion barrier is doped with one or more types of ions, such as, but not limited to, oxygen, nitrogen, fluorine, silicon, germanium, or xenon ions. By using a diffusion barrier as disclosed herein, the diffusion of ions through a common gate from the NFET side to the PFET side in a CMOS technology semiconductor device node may be significantly reduced or even prevented altogether. This may further result in relatively higher performance of the NFET/PFET pair.Type: ApplicationFiled: December 28, 2006Publication date: July 3, 2008Applicant: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.Inventor: Katsura Miyashita
-
Publication number: 20080157216Abstract: The embodiments of the invention provide a device, method, etc. for a dual stress STI. A semiconductor device is provided having a substrate with a first transistor region and a second transistor region different than the first transistor region. The first transistor region comprises a PFET; and, the second transistor region comprises an NFET. Further, STI regions are provided in the substrate adjacent sides of and positioned between the first transistor region and the second transistor region, wherein the STI regions each comprise a compressive region, a compressive liner, a tensile region, and a tensile liner.Type: ApplicationFiled: January 3, 2007Publication date: July 3, 2008Applicant: International Business Machines CorporationInventors: Deok-kee Kim, Seong-Dong Kim, Oh-Jung Kwon
-
Patent number: 7394156Abstract: A semiconductor integrated circuit device has a plurality of CMOS-type base cells arranged on a semiconductor substrate and m wiring layers, and gate array type logic cells are composed of the base cells and the wiring layers. Wiring within and between the logic cells is constituted by using only upper n (n<m) wiring layers. It becomes possible to shorten a development period and reduce a development cost when a gate array type semiconductor integrated circuit device becomes large in scale.Type: GrantFiled: January 25, 2005Date of Patent: July 1, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shinya Tokunaga, Shigeki Furuya, Yuuji Hinatsu
-
Patent number: 7394136Abstract: A high performance semiconductor device and the method for making same is disclosed with an improved drive current. The semiconductor device has source and drain regions built on an active region, a length of the device being different than a width thereof. One or more isolation regions are fabricated surrounding the active region, the isolation regions are then filled with an predetermined isolation material whose volume shrinkage exceeds 0.5% after an anneal process. A gate electrode is formed over the active region, and one or more dielectric spacers are made next to the gate electrode. Then, a contact etch stopper layer is put over the device, wherein the isolation regions, spacers and contact etch layer contribute to modulating a net strain imposed on the active region so as to improve the drive current.Type: GrantFiled: July 29, 2005Date of Patent: July 1, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Hu Ke, Wen-Chin Lee, Yee-Chia Yeo, Chih-Hsin Ko, Chenming Hu
-
Publication number: 20080150037Abstract: A first example embodiment comprises the following steps and the structure formed therefrom. A trench having opposing sidewalls is formed within a substrate. A stress layer having an inherent stress is formed over the opposing trench sidewalls. The stress layer having stress layer sidewalls over the trench sidewalls. Ions are implanted into one or more portions of the stress layer to form ion-implanted relaxed portions with the portions of the stress layer that are not implanted are un-implanted portions, whereby the inherent stress of the one or more ion-implanted relaxed portions of stress layer portions is relaxed.Type: ApplicationFiled: December 24, 2006Publication date: June 26, 2008Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTDInventors: Lee Wee Teo, Shiang Yang Ong, Jae Gon Lee, Vincent Leong, Elgin Quek, Dong Kyun Sohn
-
Patent number: 7391085Abstract: A semiconductor device includes a semiconductor substrate, an nMISFET formed on the substrate, the nMISFET including a first dielectric formed on the substrate and a first metal gate electrode formed on the first dielectric and formed of one metal element selected from Ti, Zr, Hf, Ta, Sc, Y, a lanthanoide and actinide series and of one selected from boride, silicide and germanide compounds of the one metal element, and a pMISFET formed on the substrate, the pMISFET including a second dielectric formed on the substrate and a second metal gate electrode formed on the second dielectric and made of the same material as that of the first metal gate electrode, at least a portion of the second dielectric facing the second metal gate electrode being made of an insulating material different from that of at least a portion of the first dielectric facing the first metal gate electrode.Type: GrantFiled: December 13, 2005Date of Patent: June 24, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Reika Ichihara, Yoshinori Tsuchiya, Masato Koyama, Akira Nishiyama
-
Patent number: 7388261Abstract: A test structure for implementing resistance measurement of a deep trench formed in a semiconductor device includes a pair of deep trenches formed within a semiconductor substrate. The pair of deep trenches has a dielectric material formed on side and bottom surfaces thereof, and includes a conductive fill material therein. Bottom portions of the pair of deep trenches are merged with one another so as to provide an electrically conductive path therethrough.Type: GrantFiled: September 11, 2007Date of Patent: June 17, 2008Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Geng Wang
-
Patent number: 7388256Abstract: In a technique to improve the high-frequency power gain of an LDMOS, the distance from the surface of a passivation film covering electrode pads to the rear surface of a silicon substrate is set into 200 ?m or less, or a trench of 2 ?m or more in thickness, in which an insulating film or a conductor is embedded, is formed between a region where a p type impurity is diffused, when a p+ type source penetrating layer is formed, and the channel region of a third LDMOS, so as to extend from the front surface of a semiconductor layer toward a silicon substrate. This trench restrains the p+ type source penetrating layer from spreading to the channel region, thereby lowering the inductance or the resistance of the source and improving the high-frequency power gain.Type: GrantFiled: June 28, 2006Date of Patent: June 17, 2008Assignee: Renesas Technology Corp.Inventors: Kingo Kurotani, Takeshi Sakamoto, Michio Yano, Kenichi Nagura
-
Patent number: 7385256Abstract: In order to insulate active areas of n-type FETs and p-type FETs, insulator structures which due to production exert a tensile stress or a compressive stress on the respectively neighboring active areas, and which stress them accordingly, are provided in the semiconductor substrate in addition to the active areas formed by sections of a semiconductor substrate. The insulator structures are respectively established on a base section by which a tensile stress is induced in adjacent active areas. Insulator structures respectively next to a p-type FET are selectively provided with additional buffer layers by which, due to production, a compressive stress is induced in adjacent structures. The charge carrier mobility is increased both for electrons I n the channel regions of the n-type FETs and for holes in the channel regions of the p-type FETs, and the functionality is improved both for the n-type FETs and for the p-type FETs.Type: GrantFiled: May 17, 2005Date of Patent: June 10, 2008Assignee: Infineont Technologies AGInventors: Albert Birner, Matthias Goldbach
-
Patent number: 7382027Abstract: A CMOS RF device and a method to fabricate said device with low gate contact resistance are described. Conventional MOS transistor is first formed with isolation regions, poly-silicon gate structure, sidewall spacers around poly gate, and implanted source/drain with lightly and heavily doped regions. A silicon dioxide layer such as TEOS is deposited, planarized with chemical mechanical polishing (CMP) to expose the gate and treated with dilute HF etchant to recess the silicon dioxide layer below the surface of the gate. Silicon nitride is then deposited and planarized with CMP and then etched except around the gates, using a oversize poly-silicon gate mask. Inter-level dielectric mask is then deposited, contact holes etched, and contact metal is deposited to form the transistor. During contact hole etch over poly-silicon gate, silicon nitride around the poly gate acts as an etch stop.Type: GrantFiled: January 28, 2005Date of Patent: June 3, 2008Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventors: Purakh Raj Verma, Sanford Chu, Lap Chan, Yelehanka Pradeep, Kai Shao, Jia Zhen Zheng
-
Patent number: 7382015Abstract: A non-volatile semiconductor memory device, which is intended to prevent data destruction by movements of electric charges between floating gates and thereby improve the reliability, includes element isolation/insulation films buried into a silicon substrate to isolate stripe-shaped element-forming regions. Formed on the substrate are a floating gate via a first gate insulating film and further a control gate via a second gate insulating film. Source and drain diffusion layers are formed in self-alignment with control gates. The second gate insulating film on the floating gate is divided and separated together with the floating gate by slits above the element isolation/insulation films into discrete portions of individual memory cells.Type: GrantFiled: March 31, 2005Date of Patent: June 3, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Tadashi Iguchi, Yoshiaki Himeno, Hiroaki Tsunoda
-
Publication number: 20080122007Abstract: A semiconductor device includes a first polycrystalline semiconductor gate electrode structure formed in a first device region of a substrate via a gate insulation film and having a stacked structure in which a lower polycrystalline semiconductor layer and an upper polycrystalline semiconductor layer are stacked consecutively, the first polycrystalline gate electrode structure being doped to the second conductivity type, a second polycrystalline semiconductor gate electrode structure formed in a second device region of the substrate via a gate insulation film and having a stacked structure in which a lower polycrystalline semiconductor layer and an upper polycrystalline semiconductor layer are stacked consecutively, the second polycrystalline gate electrode structure being doped to the first conductivity type, a pair of diffusion regions of the second conductivity type formed in the first device region at respective lateral sides of the first polycrystalline semiconductor gate electrode structure, and a pairType: ApplicationFiled: June 19, 2007Publication date: May 29, 2008Applicant: FUJITSU LIMITEDInventors: Shinichi Kawai, Takashi Saiki, Naoyoshi Tamura
-
Patent number: 7372734Abstract: A nonvolatile memory cell is provided. The memory cell includes a storage transistor and an injector in a well of an n-type conductivity. The well is formed in a semiconductor substrate of a p-type conductivity. The storage transistor comprises a source, a drain, a channel, and a charge storage region. The source and the drain are formed in the well and having the p-type conductivity with the channel of the well defined therebetween. The charge storage region is disposed over and insulated from the channel region by an insulator. Further provided are methods operating the memory cell, including means for injecting electrons from the channel through the insulator onto the charge storage region and means for injecting holes from the injector through the well through the channel through the insulator onto the charge storage region. The memory cell can be implemented in a conventional logic CMOS process.Type: GrantFiled: February 3, 2006Date of Patent: May 13, 2008Inventor: Chih-Hsin Wang
-
Publication number: 20080099851Abstract: Semiconductor devices with dual-metal gate structures and fabrication methods thereof. A semiconductor substrate with a first doped region and a second doped region separated by an insulation layer is provided. A first metal gate stack is formed on the first doped region, and a second metal gate stack is formed on the second doped region. A sealing layer is disposed on sidewalls of the first gate stack and the second gate stack. The first metal gate stack comprises an interfacial layer, a high-k dielectric layer on the interfacial layer, a first metal layer on the high-k dielectric layer, a metal insertion layer on the first metal layer, a second metal layer on the metal insertion layer, and a polysilicon layer on the second metal layer. The second metal gate stack comprises an interfacial layer, a high-k dielectric layer on the interfacial layer, a second metal layer on the high-k dielectric layer, and a polysilicon layer on the second metal layer.Type: ApplicationFiled: October 25, 2006Publication date: May 1, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Peng-Fu Hsu, Fong-Yu Yen, Yi-Shien Mor, Huan-Just Lin, Ying Jin, Hun-Jan Tao
-
Patent number: 7365400Abstract: A method for manufacturing semiconductor device employs an EXTIGATE structure. In accordance with the method, a predetermined thickness of the device isolation film is etched to form a recess. The recess is then filled with a second nitride film. A stacked structure of a barrier metal film, a metal layer and a third nitride film on the second nitride film and the polysilicon film are formed on the entire surface and the etched via a photoetching process to form a gate electrode. An insulating film spacer is deposited on a sidewall of the gate electrode. The exposed portion of the polysilicon film uses the third nitride film pattern and the insulating film spacer as a mask to form a polysilicon film pattern and an oxide film on a sidewall of the polysilicon film pattern.Type: GrantFiled: September 7, 2005Date of Patent: April 29, 2008Assignee: Hynix Semiconductor Inc.Inventor: Sang Don Lee
-
Patent number: RE40339Abstract: An SOI chip having an isolation barrier. The SOI chip includes a substrate, an oxide layer deposited on the substrate, and a silicon layer deposited on the oxide layer. A gate is deposited above the silicon layer. A first metal contact is deposited above the gate to form an electrical contact with the gate. Second and third metal contacts are deposited to form electrical contacts with the silicon layer. The isolation barrier extends through the silicon layer and the oxide layer, and partially into the substrate, to block impurities in the oxide layer outside the isolation barrier from diffusing into the oxide layer inside the isolation barrier. The isolation barrier surrounds the gate, the first metal contact, the second metal contact, and the third metal contact—which define an active chip area inside the isolation barrier. A method of manufacturing the SOI chip is also disclosed.Type: GrantFiled: December 3, 2004Date of Patent: May 27, 2008Assignee: International Business Machines CorporationInventors: Ronald J. Bolam, Subhash B. Kulkami, Dominic J. Schepis