Anti-fuse Patents (Class 257/530)
-
Patent number: 7572682Abstract: A fuse/anti-fuse structure is provided in which programming of the anti-fuse is caused by an electromigation induced hillock that is formed adjacent to the fuse element. The hillock ruptures a thin diffusion barrier located on the sidewalls of the fuse element and the conductive material within the fuse element diffuses into the adjacent dielectric material. The fuse element includes a conductive material located within a line opening which includes a first diffusion barrier having a first thickness located on sidewalls and a bottom wall of the line opening. The anti-fuse element includes the conductive material located within a combined via and line opening which includes the first diffusion barrier located on sidewalls and a bottom wall of the combined via and line opening and a second diffusion barrier having a second thickness that is greater than the first thickness located on the first diffusion barrier.Type: GrantFiled: May 31, 2007Date of Patent: August 11, 2009Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Daniel C. Edelstein, Jack A. Mandelman, Louis L. Hsu
-
Publication number: 20090189248Abstract: A semiconductor device comprises an active region formed in a semiconductor substrate and a gate electrode formed on the active region via a gate insulating film formed on a surface of the active region. A peripheral portion of the gate electrode and a peripheral portion of the active region overlap each other at a position where the active region is not divided by the gate electrode when viewed in plan view, thus forming an overlap region.Type: ApplicationFiled: January 30, 2009Publication date: July 30, 2009Applicant: ELPIDA MEMORY, INC.Inventors: Eiji KITAMURA, Shinichi HORIBA, Nobuyuki NAKAMURA
-
Patent number: 7566593Abstract: A fuse structure comprises a cavity interposed between a substrate and a fuse material layer. The cavity is not formed at a sidewall of the fuse material layer, or at a surface of the fuse material layer opposite the substrate. A void may be formed interposed between the substrate and the fuse material layer while using a self-aligned etching method, when the fuse material layer comprises lobed ends and a narrower middle region. The void is separated by a pair of sacrificial layer pedestals that support the fuse material layer. The void is encapsulated to form the cavity by using an encapsulating dielectric layer. Alternatively, a block mask may be used when forming the void interposed between the substrate and the fuse material layer.Type: GrantFiled: October 3, 2006Date of Patent: July 28, 2009Assignee: International Business Machines CorporationInventors: Anil K. Chinthakindi, Deok-kee Kim, Chandrasekharan Kothandaraman
-
Publication number: 20090179302Abstract: A programmable device (eFuse), includes: a substrate (10); an insulator (13) on the substrate; an elongated semiconductor material (12) on the insulator, the elongated semiconductor material having a first end (12a), a second end (12b), a fuse link (11) between the ends, and an upper surface S. The semiconductor material includes a dopant having a concentration of at least 10*17/cc. The first end (12a) is wider than the second end (12b), and a metallic material is disposed on the upper surface. The metallic material is physically migratable along the upper surface responsive to an electrical current I flowable through the semiconductor material and through the metallic material.Type: ApplicationFiled: January 16, 2009Publication date: July 16, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chandrasekharan Kothandaraman, Subramanian Iyer
-
Patent number: 7557424Abstract: A structure and method of fabricating reversible fuse and antifuse structures for semiconductor devices is provided. In one embodiment, the method includes forming at least one line having a via opening for exposing a portion of a plurality of interconnect features; conformally depositing a first material layer over the via opening; depositing a second material layer over the first material layer, wherein the depositing overhangs a portion of the second material layer on a top portion of the via opening; and depositing a blanket layer of insulating material, where the depositing forms a plurality of fuse elements each having an airgap between the insulating material and the second material layer. The method further includes forming a plurality of electroplates in the insulator material connecting the fuse elements.Type: GrantFiled: January 3, 2007Date of Patent: July 7, 2009Assignee: International Business Machines CorporationInventors: Keith Kwong Hon Wong, Chih-Chao Yang, Haining S Yang
-
Patent number: 7550818Abstract: The invention provides a method of forming a resistance variable memory element and the resulting element. The method includes forming an insulating layer having an opening therein; forming a metal containing layer recessed in the opening; forming a resistance variable material in the opening and over the metal containing layer; and processing the resistance variable material and metal containing layer to produce a resistance variable material containing a diffused metal within the opening.Type: GrantFiled: May 9, 2006Date of Patent: June 23, 2009Assignee: Micron Technology, Inc.Inventors: John T. Moore, Kristy A. Campbell, Terry L. Gilton
-
Publication number: 20090146251Abstract: The semiconductor device of the present invention comprises a semiconductor substrate; and a conductive element formed on the semiconductor substrate and capable of being opened when a predetermined current flows, wherein the conductive element turns plurality of times.Type: ApplicationFiled: February 10, 2009Publication date: June 11, 2009Applicant: NEC ELECTRONICS CORPORATIONInventor: Takehiro UEDA
-
Publication number: 20090146126Abstract: Apparatuses, a method, and a system for a non-volatile, probe-based memory device are disclosed herein. In various embodiments, probe-based memory may be one-time programmable or rewritable nonvolatile probe-based memory.Type: ApplicationFiled: February 12, 2009Publication date: June 11, 2009Inventors: Kyu S. Min, Nathan R. Franklin
-
Publication number: 20090140299Abstract: A memory array having memory cells comprising a diode and an antifuse can be made smaller and programmed at lower voltage by using an antifuse material having a higher dielectric constant and a higher acceleration factor than those of silicon dioxide, and by using a diode having a lower band gap than that of silicon. Such memory arrays can be made to have long operating lifetimes by using the high acceleration factor and lower band gap materials. Antifuse materials having dielectric constants between 5 and 27, for example, hafnium silicon oxynitride or hafnium silicon oxide, are particularly effective. Diode materials with band gaps lower than that of silicon, such as germanium or a silicon-germanium alloy, are particularly effective.Type: ApplicationFiled: February 6, 2009Publication date: June 4, 2009Applicant: SANDISK 3D LLCInventors: Xiaoyu Yang, Roy E. Scheuerlein, Feng Li, Albert T. Meeks
-
Patent number: 7538410Abstract: The present invention provides a fuse structure. The fuse structure comprises a substrate, a plurality of conductive layers, a plurality of dielectric layers and a plurality of conductive plugs. The novel fuse structure includes a plurality of fuse units, and a new layout of the fuse units to increase the pitch between the fuse units, preventing the fuse structure from failing when misalignment of the laser beam and thermal scattering of the laser beam damage the second layer of the fuse structure in the laser blow process, thus increasing reliability and yield.Type: GrantFiled: May 15, 2006Date of Patent: May 26, 2009Assignee: Nanya Technology CorporationInventor: Wu-Der Yang
-
Publication number: 20090127587Abstract: A tunable antifuse element (102, 202, 204, 504, 952) includes a substrate material (101) having an active area (106) formed in a surface, a gate electrode (104) having at least a portion positioned above the active area (106), and a dielectric layer (110) disposed between the gate electrode (104) and the active area (106). The dielectric layer (110) includes a tunable stepped structure (127). During operation, a voltage applied between the gate electrode (104) and the active area (106) creates a current path through the dielectric layer (110) and a rupture of the dielectric layer (110) in a rupture region (130). The dielectric layer (110) is tunable by varying the stepped layer thicknesses and the geometry of the layer.Type: ApplicationFiled: January 29, 2009Publication date: May 21, 2009Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Patrice M. Parris, Weize Chen, John M. McKenna, Jennifer H. Morrison, Moaniss Zitouni, Richard J. De Souza
-
Patent number: 7531886Abstract: A one-time programmable field effect transistor (FET) e-fuse has a silicided gate connected to the drain while the source is grounded. A voltage stimulus applied to the drain forces current to flow through the channel coupling the drain to the source. The magnitude of the current exceeding the threshold current density initiates electromigration of the source/drain silicide into the channel region, such that the source/drain of the FET is shorted to the substrate after programming. Under these constraints, the fuse device conducts current even when the transistor is in the off-state. The MOSFET e-fuse preferably uses a minimum channel length NFET/PFET and scales down its dimensions to conform to those allowed by the technology.Type: GrantFiled: July 6, 2006Date of Patent: May 12, 2009Assignee: International Business Machines CorporationInventors: Satya N. Chakravarti, Thekkemadathil V. Rajeevakumar, Timothy J. Sullivan
-
Publication number: 20090115021Abstract: An antifuse element includes a plurality of MOS transistors; a first electrode to which source electrodes of the plurality of MOS transistors are commonly connected; a second electrode to which gate electrodes of the plurality of MOS transistors are commonly connected; a third electrode to which at least one of drain electrodes of the plurality of MOS transistors is capable of being connected; and an insulation film provided between the drain electrodes of the plurality of MOS transistors and the third electrode, wherein the insulation on at least one position in said insulation film and that corresponds to one of the drain electrodes is broken down.Type: ApplicationFiled: October 31, 2008Publication date: May 7, 2009Applicant: ELPIDA MEMORY, INC.Inventor: YOSHIKAZU MORIWAKI
-
Publication number: 20090108400Abstract: An antifuse structure includes a sense pad contact region that is separate from an anode contact region and a cathode contact region. By including the sense pad contact region that is separate from the anode contact region and the cathode contact region, a programming current flow when programming the antifuse structure may travel a different pathway than a sense current flow when sensing the antifuse structure. In particular a sense current flow may avoid a depletion region created within the cathode contact region when programming the antifuse structure.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alberto Cestero, Byeongju Park, John Safran
-
Publication number: 20090109582Abstract: In one exemplary embodiment, a detector of electromagnetic radiation includes: a substrate; at least one layer of semiconductor material formed on the substrate, said at least one layer of semiconductor material defining a radiation absorbing and detecting region; an electrical contact configured to couple said region to a readout circuit; and a fuse coupled between the region and the electrical contact. In another exemplary embodiment, a fusible link between a first component and a second component is provided and includes: a fuse with an undercut located underneath at least a portion of the fuse; a first contact coupling the first component to the fuse; and a second contact coupling the second component to the fuse, wherein the undercut is disposed between the first contact and the second contact. In another exemplary embodiment, a fusible link includes a fuse having a layer of material having a negative temperature coefficient of resistance.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Inventors: Michael D. Jack, Michael Ray, Robert E. Kvaas, Gina M. Crawford
-
Publication number: 20090102014Abstract: An anti-fuse cell includes a standard MOS transistor of an integrated circuit, with source and drain regions covered with a metal silicide layer and at least one track of a resistive layer at least partially surrounding the MOS transistor, and adapted to pass a heating current such that the metal of said metal silicide diffuses across drain and/or source junctions.Type: ApplicationFiled: December 23, 2005Publication date: April 23, 2009Applicants: STMicroelectronics Crolles 2 SAS, France and Koninklijke Philips Electronics N.V.Inventors: Bertrand Borot, Roberto Maurizio Gonella, Sebastien Fabre
-
Publication number: 20090096060Abstract: Antifuse structures, antifuse arrays, methods of manufacturing, and methods of operating the same are provided. An antifuse structure includes bitlines formed as first diffusing regions within a semiconductor substrate, an insulation layer formed on the bitlines, and wordlines formed on the insulation layer. An antifuse array includes a plurality of antifuse structures arranged in an array.Type: ApplicationFiled: June 30, 2008Publication date: April 16, 2009Inventors: Deok-kee Kim, Yoon-dong Park, Seung-hoon Lee, I-hun Song, Won-joo Kim, Young-gu Jin, Hyuk-soon Choi, Suk-pil Kim
-
Patent number: 7517762Abstract: A fuse area of a semiconductor device capable of preventing moisture-absorption and a method for manufacturing the fuse area are provided. When forming a guard ring for preventing permeation of moisture through the sidewall of an exposed fuse opening portion, an etch stop layer is formed over a fuse line. A guard ring opening portion is formed using the etch stop layer. The guard ring opening portion is filled with a material for forming the uppermost wiring of multi-level interconnect wirings or the material of a passivation layer, thereby forming the guard ring concurrently with the uppermost interconnect wiring or the passivation layer. Accordingly, permeation of moisture through an interlayer insulating layer or the interface between interlayer insulating layers around the fuse opening portion can be efficiently prevented by a simple process.Type: GrantFiled: May 26, 2005Date of Patent: April 14, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-yoon Kim, Won-seong Lee, Young-woo Park
-
Publication number: 20090086521Abstract: Methods are described to fabricate, program, and sense a multilevel one-time-programmable memory cell including a steering element such as a diode and two, three, or more dielectric antifuses in series. The antifuses may be of different thicknesses, or may be formed of dielectric materials having different dielectric constants, or both. The antifuses and programming pulses are selected such that when the cell is programmed, the largest voltage drop in the memory cell is across only one of the antifuses, while the other antifuses allow some leakage current. In some embodiments, the antifuse with the largest voltage drop breaks down, while the other antifuses remain intact. In this way, the antifuses can be broken down individually, so a memory cell having two, three, or more antifuses may achieve any of three, four, or more unique data states.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Inventors: S. Brad Herner, Roy E. Scheuerlein, Christopher J. Petti
-
Publication number: 20090085154Abstract: In a first aspect, a method for forming a non-volatile memory cell is provided. The method includes (1) forming a metal-insulator-metal (MIM) antifuse stack including (a) a first metal layer; (b) a silicon dioxide, oxynitride or silicon nitride antifuse layer formed above the first metal layer; and (c) a second metal layer formed above the antifuse layer. The method also includes (2) forming a contiguous p-i-n diode above the MIM stack, the contiguous p-i-n diode comprising deposited semiconductor material; (3) forming a layer of a silicide, silicide-germanide, or germanide in contact with the deposited semiconductor material; and (4) crystallizing the deposited semiconductor material in contact with the layer of silicide, silicide-germanide, or germanide. The memory cell comprises the contiguous p-i-n diode and the MIM stack. Other aspects are provided.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Inventors: S. Brad Herner, Tanmay Kumar
-
Publication number: 20090085153Abstract: A method of making a non-volatile memory device includes providing a substrate having a substrate surface, and forming a non-volatile memory array over the substrate surface. The non-volatile memory array includes an array of semiconductor diodes, and each semiconductor diode of the array of semiconductor diodes is disposed substantially parallel to the substrate surface.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Inventors: Steven Maxwell, Michael Konevecki, Mark H. Clark, Usha Raghuram
-
Patent number: 7511355Abstract: In a semiconductor device including a switching element and a fuse element which is connected in series with the switching element and which melts and blows out as a result of an electric current flowing therethrough when the switching element is placed in an electrically conducting state, in which an electrostatic breakdown protection circuit for preventing electrostatic breakdown is connected to a control line which applies a control signal for controlling the switching element, the effect of electrostatic noise can be reduced.Type: GrantFiled: September 20, 2006Date of Patent: March 31, 2009Assignee: Sanyo Electric Co., Ltd.Inventor: Hiroki Takemoto
-
Publication number: 20090072348Abstract: Embodiments of the present invention relate generally to integrated circuits, to methods for manufacturing an integrated circuit and to a memory module. In an embodiment of the invention, an integrated circuit is provided having a programmable arrangement. The programmable arrangement includes a substrate, at least one first electrode disposed in or above the substrate, ion conductor doping material disposed above the at least one first electrode, ion conductor material disposed above the ion conductor doping material, and at least one second electrode disposed above the ion conductor material.Type: ApplicationFiled: September 19, 2007Publication date: March 19, 2009Inventors: Ulrich Klostermann, Gill Yong Lee
-
Publication number: 20090057821Abstract: A reprogrammable metal-to-metal antifuse is disposed between two metal interconnect layers in an integrated circuit. A lower barrier layer is formed from Ti. A lower adhesion-promoting layer is disposed over the lower Ti barrier layer. An antifuse material layer selected from a group comprising at least one of amorphous carbon and amorphous carbon doped with at least one of hydrogen and fluorine is disposed over the lower adhesion-promoting layer. An upper adhesion-promoting layer is disposed over the antifuse material layer. An upper Ti barrier layer is disposed over the upper adhesion-promoting layer.Type: ApplicationFiled: October 27, 2008Publication date: March 5, 2009Applicant: ACTEL CORPORATIONInventors: A. Farid Issaq, Frank Hawley, John McCollum
-
Publication number: 20090057820Abstract: An abrupt MIT (metal-insulator transition) device with parallel conducting layers is provided. The abrupt MIT device includes a first electrode disposed on a certain region of a substrate, a second electrode disposed so as to be spaced a predetermined distance apart from the first electrode, and at least one conducting layer electrically connecting the first electrode with the second electrode and having a width that allows the entire region of the conducting layer to be transformed into a metal layer due to an MIT. Due to this configuration, deterioration of the conducting layer, which is typically caused by current flowing through the conducting layer, is less likely to occur.Type: ApplicationFiled: January 31, 2007Publication date: March 5, 2009Applicant: Electronics and Telecommunications Research InstituteInventors: Hyun-Tak Kim, Byung-Gyu Chae, Kwang-Yong Kang, Bong-Jun Kim, Yong-Wook Lee, Sun-Jin Yun
-
Patent number: 7498655Abstract: Apparatuses, a method, and a system for a non-volatile, probe-based memory device are disclosed herein. In various embodiments, probe-based memory may be one-time programmable or rewritable nonvolatile probe-based memory.Type: GrantFiled: March 28, 2006Date of Patent: March 3, 2009Assignee: Intel CorporationInventors: Kyu S. Min, Nathan R. Franklin
-
Publication number: 20090052221Abstract: An element isolation region exists at a side opposite to a diffusion layer region as seen from a channel region, without another electrode to which the same potential as one applied to the diffusion layer region is applied interposed between the channel region and the element isolation region. The electric field applied to the gate insulating film is not uniform and the magnitude of the electric field is increased when approaching closer to the diffusion layer region. Therefore, breakdown is likely to occur at parts closer to the diffusion layer region.Type: ApplicationFiled: August 22, 2008Publication date: February 26, 2009Applicant: ELPIDA MEMORY, INC.Inventor: Sumio OGAWA
-
Publication number: 20090026576Abstract: An anti-fuse is provided. The anti-fuse includes a substrate, a gate disposed over the substrate, a gate dielectric layer sandwiched between the substrate and the gate, and two source/drain regions in the substrate at respective sides of the gate. The gate and the substrate have the same conductive type, but the conductive type of the gate and the substrate is different from that of the two source/drain regions.Type: ApplicationFiled: July 24, 2007Publication date: January 29, 2009Applicant: UNITED MICROELECTRONICS CORP.Inventors: Kuang-Yeh Chang, Shing-Ren Sheu, Chung Jen Ho
-
Publication number: 20090026577Abstract: To provide an antifuse element comprising a gate electrode, a depletion channel region, a gate insulating film between the gate electrode and the channel region, and a diffusion layer region forming a junction with the channel region. An end of the gate electrode coincides substantially with a boundary between the channel region and the diffusion layer region as seen from a planar view, and is formed in a zigzag configuration. The end of the gate electrode is longer than the end with linear configuration and the end of the gate insulating film is likely to be subjected to breakdown.Type: ApplicationFiled: July 24, 2008Publication date: January 29, 2009Applicant: ELPIDA MEMORY, INC.Inventor: Sumio Ogawa
-
Publication number: 20090008742Abstract: A semiconductor device includes an anti-fuse portion and a memory cell portion each including a MOSFET structure having a gate insulating film formed on a semiconductor substrate and a gate electrode formed on the gate insulating film; wherein a depletion ratio in the gate electrode of the anti-fuse portion is different from the depletion ratio in the gate electrode of the memory cell portion, and the depletion ratio in the gate electrode of the anti-fuse portion is lower than the depletion ratio in the gate electrode of the memory cell portion.Type: ApplicationFiled: August 31, 2007Publication date: January 8, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Yasunori OKAYAMA
-
Publication number: 20090008741Abstract: A semiconductor device includes an anti-fuse portion and a memory cell portion each including a MOSFET structure having a gate insulating film formed on a semiconductor substrate and a gate electrode formed on the gate insulating film; wherein a depletion ratio in the gate electrode of the anti-fuse portion is different from the depletion ratio in the gate electrode of the memory cell portion, and the depletion ratio in the gate electrode of the anti-fuse portion is lower than the depletion ratio in the gate electrode of the memory cell portion.Type: ApplicationFiled: August 31, 2007Publication date: January 8, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Yasunori OKAYAMA
-
Publication number: 20090001348Abstract: A programmable semiconductor device has a switch element in an interconnection layer, wherein in at least one of the inside of a via, interconnecting a wire of a first interconnection layer and a wire of a second interconnection layer, a contact part of the via with the wire of the first interconnection layer and a contact part of the via with the wire of the second interconnection layer, there is provided a variable electrical conductivity member, such as a member of an electrolyte material. The via is used as a variable electrical conductivity type switch element or as a variable resistance device having a contact part with the wire of the first interconnection layer as a first terminal and having a contact part with the wire of the second interconnection layer as a second terminal.Type: ApplicationFiled: August 21, 2008Publication date: January 1, 2009Applicant: NEC CORPORATIONInventors: Shunichi KAERIYAMA, Masayuki Mizuno
-
Publication number: 20080296697Abstract: Various structures of a programmable semiconductor interposer for electronic packaging are described. An array of semiconductor devices having various values is formed in said interposer. A user can program said interposer and form a “virtual” device having a desired value by selectively connecting various one of the array of devices to contact pads formed on the surface of said interposer. An inventive electronic package structure includes a standard interposer having an array of unconnected devices of various values and a device selection unit, which selectively connects various one of the array of devices in said standard interposer to an integrated circuit die encapsulated in said electronic package. Methods of forming said programmable semiconductor interposer and said electronic package are also illustrated.Type: ApplicationFiled: May 29, 2007Publication date: December 4, 2008Inventors: Chao-Shun Hsu, Clinton Chao, Mark Shane Peng
-
Publication number: 20080296728Abstract: A fuse/anti-fuse structure is provided in which programming of the anti-fuse is caused by an electromigation induced hillock that is formed adjacent to the fuse element. The hillock ruptures a thin diffusion barrier located on the sidewalls of the fuse element and the conductive material within the fuse element diffuses into the adjacent dielectric material. The fuse element includes a conductive material located within a line opening which includes a first diffusion barrier having a first thickness located on sidewalls and a bottom wall of the line opening. The anti-fuse element includes the conductive material located within a combined via and line opening which includes the first diffusion barrier located on sidewalls and a bottom wall of the combined via and line opening and a second diffusion barrier having a second thickness that is greater than the first thickness located on the first diffusion barrier.Type: ApplicationFiled: May 31, 2007Publication date: December 4, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Daniel C. Edelstein, Jack A. Mandelman, Louis L. Hsu
-
Patent number: 7459764Abstract: The invention provides a method of forming a resistance variable memory element and the resulting element. The method includes forming an insulating layer having an opening therein; forming a metal containing layer recessed in the opening; forming a resistance variable material in the opening and over the metal containing layer; and processing the resistance variable material and metal containing layer to produce a resistance variable material containing a diffused metal within the opening.Type: GrantFiled: July 9, 2004Date of Patent: December 2, 2008Assignee: Micron Technology, Inc.Inventors: John T. Moore, Kristy A. Campbell, Terry L. Gilton
-
Patent number: 7459747Abstract: The invention realizes a smaller-sized OTP memory cell and large reduction of its manufacturing process and cost. An embedded layer (BN+) to be a lower electrode of a capacitor is formed in a drain region of a cell transistor of an OTP memory, a capacitor insulation film having a small thickness where dielectric breakdown can occur by a predetermined voltage applied from a data line is formed on this embedded layer, and a conductive layer to be an upper electrode of a capacitor is formed on the capacitor insulation film and on a field oxide film. The embedded layer (BN+) partially overlaps a high concentration drain region (N+).Type: GrantFiled: February 28, 2006Date of Patent: December 2, 2008Assignee: Sanyo Electric Co., Ltd.Inventor: Masahiro Obuchi
-
Patent number: 7459763Abstract: A reprogrammable metal-to-metal antifuse is disposed between two metal interconnect layers in an integrated circuit. A lower barrier layer is formed from Ti. A lower adhesion-promoting layer is disposed over the lower Ti barrier layer. An antifuse material layer selected from a group comprising at least one of amorphous carbon and amorphous carbon doped with at least one of hydrogen and fluorine is disposed over the lower adhesion-promoting layer. An upper adhesion-promoting layer is disposed over the antifuse material layer. An upper Ti barrier layer is disposed over the upper adhesion-promoting layer.Type: GrantFiled: February 20, 2004Date of Patent: December 2, 2008Assignee: Actel CorporationInventors: A. Farid Issaq, Frank Hawley, John McCollum
-
Publication number: 20080290456Abstract: An electrical fuse (eFuse) has a gate prepared from a conductive or partially conductive material such as polysilicon, a semiconductor substrate having a pipe region in proximity to the gate, and first and second electrode regions adjacent the pipe region. A metal silicide layer is provided on the semiconductor substrate adjacent the pipe region. When a programming voltage is applied, the metal silicide undergoes a thermally induced phase transition in the pipe region. The eFuse has improved reliability and can be programmed with relatively low voltages.Type: ApplicationFiled: May 25, 2007Publication date: November 27, 2008Applicant: Toshiba America Electronic Components, Inc.Inventors: Katsura Miyashita, Yoshiaki Toyoshima
-
Patent number: 7456426Abstract: A method of forming an antifuse forms a material layer and then patterns the material layer into a fin. The center portion of the fin is converted into a substantially non-conductive region and the end portions of the fin into conductors. The process of converting the center portion of the fin into an insulator allows a process of heating the fin above a predetermined temperature to convert the insulator into a conductor. Thus, the fin-type structure that can be selectively converted from an insulator into a permanent conductor using a heating process.Type: GrantFiled: October 8, 2004Date of Patent: November 25, 2008Assignee: International Business Machines CorporationInventors: Mathew J. Breitwisch, Chung H. Lam, Edward J. Nowak
-
Publication number: 20080283964Abstract: An anti-fuse structure that included a buried electrically conductive, e.g., metallic layer as an anti-fuse material as well as a method of forming such an anti-fuse structure are provided. According to the present invention, the inventive anti-fuse structure comprises regions of leaky dielectric between interconnects. The resistance between these original interconnects starts decreasing when two adjacent interconnects are biased and causes a time-dependent dielectric breakdown, TDDB, phenomenon to occur. Decreasing of the resistance between adjacent interconnects can also be expedited via increasing the local temperature.Type: ApplicationFiled: June 23, 2008Publication date: November 20, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Lawrence A. Clevenger, Timothy J. Dalton, Nicholas C. Fuller, Louis C. Hsu
-
Patent number: 7442626Abstract: A repair fuse element and method of construction are disclosed that eliminate or substantially reduce the disadvantages and problems associated with prior fuse elements. In one embodiment, the fuse element is constructed with a rectangular-shaped contact. The contact is made long enough so that it makes contact at each end with a metal layer, but design rule spacing is still maintained between the connections with the metal layer. The overlapping areas between the rectangular contact and the metal layers are asymmetrical. Alternatively, these overlapping areas are smaller than the design rule overlap requirements. In a second embodiment, a fuse element is constructed with a plurality of rectangular-shaped contacts. As a result, a current value that is significantly lower than conventional fuse current values, can be used to melt such a contact or blow the fuse.Type: GrantFiled: June 24, 2004Date of Patent: October 28, 2008Assignee: Texas Instruments IncorporatedInventor: Andrew T. Appel
-
Publication number: 20080251887Abstract: A serial system and method for blowing antifuses are disclosed. One embodiment of antifuse system includes a plurality of latch devices connected in series from input to output. The system also includes a plurality of antifuses. The antifuses are configured to receive an output signal from a corresponding one of the latch devices. The plurality of latch devices includes a plurality of D flip-flops connected in series. Each of the D flip-flops is configured to receive an output signal from an immediately previous D flip-flop in the serial data flow and to provide an output signal to an immediately subsequent D flip-flop in the flow. In addition, the serial system provides self-detective antifuses, thus creating reliable electrical paths while saving antifuse blowing current resources and time.Type: ApplicationFiled: April 11, 2007Publication date: October 16, 2008Applicant: Micron Technology, Inc.Inventor: Derek Lee
-
Patent number: 7436028Abstract: A one-time programmable read only memory is provided. The memory includes a substrate, a select transistor, an electrode and a dielectric layer. The select transistor is formed on the substrate. The electrode is formed over the source region of the select transistor. The dielectric layer is formed between the electrode and the source region of the select transistor. Digital data is stored in the memory through the breakdown or not of the dielectric layer.Type: GrantFiled: June 2, 2005Date of Patent: October 14, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Ching-Sung Yang, Wei-Zhe Wong, Chih-Chen Cho
-
Publication number: 20080237862Abstract: One or more diffusion barriers are formed around one or more conductors in a three dimensional or 3D memory cell. The diffusion barriers allow the conductors to comprise very low resistivity materials, such as copper, that may otherwise out diffuse into surrounding areas, particularly at elevated processing temperatures. Utilizing lower resistivity materials allows device dimension to be reduced by mitigating increases in resistance that occur when the size of the conductors is reduced. As such, more cells can be produced over a given area, thus increasing the density and storage capacity of a resulting memory array.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Inventor: Yoichiro Tanaka
-
Publication number: 20080237788Abstract: A device includes an anti-fuse including a first electrode that can be selectively coupled to a first voltage reference and a second electrode that can be selectively coupled to a second voltage reference. The device further includes a shunt transistor including a first current electrode coupled to the first electrode of the anti-fuse, a second current electrode coupled to the second electrode of the anti-fuse, and a control electrode. The device additionally includes control logic configured to disable the shunt transistor in response to a first program operation intended for the anti-fuse. The control logic also is configured to enable the shunt transistor in response to a second program operation not intended for the anti-fuse.Type: ApplicationFiled: March 28, 2007Publication date: October 2, 2008Applicant: FREESCALE SEMICONDUCTOR, INC.Inventor: Geoffrey W. Perkins
-
Publication number: 20080224260Abstract: A semiconductor device may be created using multiple metal layers and a layer including programmable vias that may be used to form various patterns of interconnections among segments of metal layers. The programmable vias may be formed of materials whose resistance is changeable between a high-resistance state and a low-resistance state.Type: ApplicationFiled: March 12, 2008Publication date: September 18, 2008Applicant: EASIC CORPORATIONInventors: Herman Schmit, Ronnie Vasishta, Adam Levinthal, Jonathan Park
-
Publication number: 20080224261Abstract: Techniques are provided for fuse/anti-fuse structures, including an inner conductor structure, an insulating layer spaced outwardly of the inner conductor structure, an outer conductor structure disposed outwardly of the insulating layer, and a cavity-defining structure that defines a cavity, with at least a portion of the cavity-defining structure being formed from at least one of the inner conductor structure, the insulating layer, and the outer conductor stricture Methods of making and programming the fuse/anti-fuse structures are also provided.Type: ApplicationFiled: May 27, 2008Publication date: September 18, 2008Applicant: International Business Machines CorporationInventors: Louis C. Hsu, Rajiv V. Joshi, Jack Allan Mandelman, Chih-Chao Yang
-
Publication number: 20080224229Abstract: An object is to provide an antifuse with little power consumption at the time of writing. The antifuse is used for a memory element in a read-only memory device. The antifuse includes a first conductive layer, a multilayer film of two or more layers in which an amorphous silicon film and an insulating film are alternately stacked over the first conductive layer, and a second conductive layer over the multilayer film. Voltage is applied between the first and second conductive layers and resistance of the multilayer film is decreased, whereby data is written to the memory element. When an insulating film having higher resistance than amorphous silicon is formed between the first and second conductive layers, current flowing through the antifuse at the time of writing is reduced.Type: ApplicationFiled: March 12, 2008Publication date: September 18, 2008Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Ryota Tajima, Hajime Tokunaga
-
Patent number: 7425720Abstract: A programmable semiconductor device has a switch element in an interconnection layer, wherein in at least one of the inside of a via, interconnecting a wire of a first interconnection layer and a wire of a second interconnection layer, a contact part of the via with the wire of the first interconnection layer and a contact part of the via with the wire of the second interconnection layer, there is provided a variable electrical conductivity member, such as a member of an electrolyte material. The via is used as a variable electrical conductivity type switch element or as a variable resistance device having a contact part with the wire of the first interconnection layer as a first terminal and having a contact part with the wire of the second interconnection layer as a second terminal.Type: GrantFiled: August 25, 2004Date of Patent: September 16, 2008Assignee: NEC CorporationInventors: Shunichi Kaeriyama, Masayuki Mizuno
-
Publication number: 20080217658Abstract: The present invention provides structures for antifuses that utilize electromigration for programming. By providing a portion of antifuse link with high resistance without conducting material and then by inducing electromigration of the conducting material into the antifuse link, the resistance of the antifuse structure is changed. By providing a terminal on the antifuse link, the change in the electrical properties of the antifuse link is detected and sensed. Also disclosed are an integrated antifuse with a built-in sensing device and a two dimensional array of integrated antifuses that can share programming transistors and sensing circuitry.Type: ApplicationFiled: March 7, 2007Publication date: September 11, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Deok-kee Kim, Hoki Kim, Chandrasekharan Kothandaraman, Byeongju Park, John M. Safran