With Means To Increase Surface Area (e.g., Grooves, Ridges, Etc.) Patents (Class 257/534)
-
Publication number: 20080283966Abstract: Capacitor area is increased in the vertical direction by forming capacitors on topographic features on the chip. The features are formed during existing process steps. Adding vertical topography increases capacitance per unit area, reducing die size at no added development cost or mask steps.Type: ApplicationFiled: August 1, 2008Publication date: November 20, 2008Applicant: Texas Instruments IncorporatedInventors: Shanjen Pan, Xiaoju Wu, Peter Ying
-
Publication number: 20080237796Abstract: Methods and apparatuses to increase a surface area of a memory cell capacitor are described. An opening in a second insulating layer deposited over a first insulating layer on a substrate is formed. The substrate has a fin. A first insulating layer is deposited over the substrate adjacent to the fin. The opening in the second insulating layer is formed over the fin. A first conducting layer is deposited over the second insulating layer and the fin. A third insulating layer is deposited on the first conducting layer. A second conducting layer is deposited on the third insulating layer. The second conducting layer fills the opening. The second conducting layer is to provide an interconnect to an upper metal layer. Portions of the second conducting layer, third insulating layer, and the first conducting layer are removed from a top surface of the second insulating layer.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Inventors: Brian S. Doyle, Robert S. Chau, Vivek De, Suman Datta, Dinesh Somasekhar
-
Publication number: 20080237675Abstract: A capacitor includes a substrate (110, 210), a first electrically insulating layer (120, 220) over the substrate, and a fin (130, 231) including a semiconducting material (135) over the first electrically insulating layer. A first electrically conducting layer (140, 810) is located over the first electrically insulating layer and adjacent to the fin. A second electrically insulating layer (150, 910) is located adjacent to the first electrically conducting layer, and a second electrically conducting layer (160, 1010) is located adjacent to the second electrically insulating layer. The first and second electrically conducting layers together with the second electrically insulating layer form a metal-insulator-metal stack that greatly increases the capacitance area of the capacitor. In one embodiment the capacitor is formed using what may be referred to as a removable metal gate (RMG) approach.Type: ApplicationFiled: March 29, 2007Publication date: October 2, 2008Inventors: Brian S. Doyle, Roberts S. Chau, Suman Datta, Vivek De, Ali Keshavarzi, Dinesh Somasekhar
-
Publication number: 20080224264Abstract: A capacitor includes a lower electrode, a first dielectric layer formed over the lower electrode, a second dielectric layer formed over the first dielectric layer, wherein the second dielectric layer includes an amorphous high-k dielectric material, a third dielectric layer formed over the second dielectric layer, and an upper electrode formed over the third dielectric layer.Type: ApplicationFiled: December 30, 2007Publication date: September 18, 2008Applicant: Hynix Semiconductor Inc.Inventor: Jong-Bum PARK
-
Publication number: 20080217672Abstract: An integrated circuit having a memory arrangement including capacitor elements and further capacitor elements is disclosed. One embodiment provides a substrate layer with contact pads and further contact pads; the capacitor elements being disposed in a first level on the substrate layer and connected with the contact pads; the further capacitor elements being disposed in a second level above the first level; contact elements being disposed between the capacitor elements and connected with the further contact pads; the further capacitor elements being disposed above the contact elements and being connected with the contact elements.Type: ApplicationFiled: March 9, 2007Publication date: September 11, 2008Applicant: QIMONDA AGInventors: Martin Popp, Ulrike Gruening-von Schwerin, Till Schloesser, Peter Lahnor, Rolf Weis, Odo Wunnicke
-
Patent number: 7414297Abstract: The invention includes methods of forming rugged electrically conductive surfaces. In one method, a layer is formed across a substrate and subsequently at least partially dissociated to form gaps extending to the substrate. An electrically conductive surface is formed to extend across the at least partially dissociated layer and within the gaps. The electrically conductive surface has a rugged topography imparted by the at least partially dissociated layer and the gaps. The topographically rugged surface can be incorporated into capacitor constructions. The capacitor constructions can be incorporated into DRAM cells, and such DRAM cells can be incorporated into electrical systems.Type: GrantFiled: September 21, 2007Date of Patent: August 19, 2008Assignee: Micron Technology, Inc.Inventors: Marsela Pontoh, Cem Basceri, Thomas M. Graettinger
-
Patent number: 7414296Abstract: The present invention provides method of manufacturing a metal-insulator-metal capacitor (100). A method of manufacturing includes depositing a first refractory metal layer (105) over a semiconductor substrate (110). The first refractory metal layer (105) over a capacitor region (200) of the semiconductor substrate (110) is removed and a second refractory metal (300) is deposited over the capacitor region (200). Other aspects of the present invention include a metal-insulator-metal capacitor (900) and a method of manufacturing an integrated circuit (1000).Type: GrantFiled: February 13, 2006Date of Patent: August 19, 2008Assignee: Texas Instruments IncorporatedInventors: Tony Thanh Phan, Farris D. Malone
-
Publication number: 20080173980Abstract: A method for fabricating a semiconductor device is disclosed. The semiconductor device includes a capacitor and a support insulator. The capacitor includes a cylindrical electrode. The cylindrical electrode comprises upper and lower sections. The lower section has a roughened inner surface and an outer surface supported by the support insulator. The upper section upwardly projects from the support insulator. An initial cylindrical electrode is formed, wherein the initial cylindrical electrode comprises an initial upper section and an initial lower section which correspond to the upper section and the lower section of the cylindrical electrode, respectively. The initial upper section is supported by the support insulator. Specific impurities are implanted into the initial upper section, wherein the specific impurities serve to prevent the initial upper section from being roughened.Type: ApplicationFiled: January 14, 2008Publication date: July 24, 2008Applicant: ELPIDA MEMORY, INC.Inventors: Tomohiro Uno, Yoshitaka Nakamura
-
Patent number: 7400008Abstract: An objective of this invention is to provide a semiconductor device comprising a less bias-dependent capacitative element with a large capacity per a unit area, having a configuration which can be manufactured using an existing structure in a semiconductor device. There is provided a semiconductor device 100, comprising a semiconductor substrate; a lower interconnection 101 on the semiconductor substrate, in whose upper surface a concave is formed; dielectrics 102a, 102b, 102c, 102d covering the inner surface of the concave; and a upper interconnection 104 on the dielectrics 102a, 102b, 102c, 102d.Type: GrantFiled: March 2, 2005Date of Patent: July 15, 2008Assignee: NEC Electronics CorporationInventor: Hideaki Horii
-
Publication number: 20080157279Abstract: Disclosed is a method of manufacturing a semiconductor device formed by laminating a capacitor including a bottom metal electrode, a capacitive insulating film, and an upper metal electrode. When the capacitive insulating film is formed by performing a first step of forming a first dielectric layer on the bottom metal electrode by a vapor phase film forming method using a precursor gas that contains constituent elements of a dielectric; and a second step of forming a second dielectric layer on the first dielectric layer by a vapor phase film forming method using a precursor gas that contains constituent elements of a dielectric, a film forming temperature in the first step is set so as to be lower than a film forming temperature in the second step.Type: ApplicationFiled: December 28, 2007Publication date: July 3, 2008Applicant: ELPIDA MEMORY, INC.Inventor: Mitsuhiro HORIKAWA
-
Publication number: 20080150079Abstract: The capacitor in a semiconductor device includes a substrate, a lower electrode formed over the substrate, a diffusion barrier formed over the lower electrode, a plurality of agglomerates formed over the diffusion barrier, a dielectric layer formed over the surface of the agglomerates to form an uneven surface, and an upper electrode formed over the dielectric layer.Type: ApplicationFiled: March 7, 2008Publication date: June 26, 2008Inventor: Jae Suk Lee
-
Patent number: 7385241Abstract: Disclosed are a vertical-type capacitor and a formation method thereof. The capacitor includes a first electrode wall and a second electrode wall perpendicular to a semiconductor substrate, and at least one dielectric layer on the substrate to insulate the first electrode wall from the second electrode wall. The first electrode wall includes a plurality of first conductive layers and a plurality of first contacts, the plurality of first conductive layers being interconnected with each other by each of the plurality of first contacts. The second electrode wall includes a plurality of second conductive layers and a plurality of second contacts, the plurality of second conductive layers being interconnected with each other by each of the plurality of second contacts.Type: GrantFiled: December 28, 2005Date of Patent: June 10, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Chee Hong Choi
-
Publication number: 20080128859Abstract: A capacitor structure for an integrated circuit. An insulating layer is disposed on a substrate. A first conductive line is embedded in a first level of the insulating layer. A second conductive line is embedded in a second level of the insulating layer lower than the first level and has a projection onto the substrate completely covered by the first conductive line. A third conductive line is embedded in the second level of the insulating layer and separated from the second conductive line by a predetermined space, and has a projection onto the substrate partially covered by the first conductive line. The second conductive line is coupled to the first conductive line by at least one first conductive plug and has a polarity opposite to the third conductive line.Type: ApplicationFiled: February 16, 2007Publication date: June 5, 2008Applicant: VIA TECHNOLOGIES, INC.Inventors: Chun-Sheng Chen, Ying-Che Tseng
-
Patent number: 7375413Abstract: A semiconductor fabrication method comprises steps of providing a semiconductor structure. The semiconductor structure includes a semiconductor substrate, a trench in the semiconductor substrate. The trench comprises a side wall which includes {100} side wall surfaces and {110} side wall surfaces. The semiconductor structure further includes a blocking layer on the {100} side wall surfaces and the {110} side wall surfaces. The method further comprises the steps of removing portions of the blocking layer on the {110} side wall surfaces without removing portions of the blocking layer on the {100} side wall surfaces such that the {110} side wall surfaces are exposed to a surrounding ambient.Type: GrantFiled: May 26, 2006Date of Patent: May 20, 2008Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ramachandra Divakaruni
-
Patent number: 7365412Abstract: A capacitor structure uses an aperture located within a dielectric layer in turn located over a substrate. A pair of conductor interconnection layers embedded within the dielectric layer terminates at a pair of opposite sidewalls of the aperture. A pair of capacitor plates is located upon the pair of opposite sidewalls of the aperture and contacting the pair of conductor interconnection layers, but not filling the aperture. A capacitor dielectric layer is located interposed between the pair of capacitor plates and filling the aperture. The pair of capacitor plates may be formed using an anisotropic unmasked etch followed by a masked trim etch. Alternatively, the pair of capacitor plates may be formed using an unmasked anisotropic etch only, when the pair of opposite sidewalls of the aperture is vertical and separated by a second pair of opposite sidewalls that is outward sloped.Type: GrantFiled: April 12, 2006Date of Patent: April 29, 2008Assignee: International Business Machines CorporationInventors: Timothy J. Dalton, Jeffrey P. Gambino, Anthony K. Stamper
-
Patent number: 7350292Abstract: A method for affecting an impedance of a portion of an electrical circuit loop in an electrical circuit apparatus includes providing an electrical circuit apparatus having at least a portion of an electrical circuit loop including at least one of at least one trace and at least one via, and providing a layer of magnetic material disposed adjacent at least one of the trace and the via. The trace and the via are operatively connected together to provide electrical communication. Dielectric material is disposed in an operative relationship adjacent at least one of the trace and the via. The layer of magnetic material is disposed in operative relationship near at least one of the trace and the via to affect the impedance of at least one of the trace, the via and the portion of the circuit loop formed by the trace and the via.Type: GrantFiled: November 12, 2004Date of Patent: April 1, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventor: Michael J. Tsuk
-
Patent number: 7342314Abstract: The present invention provides a device having a useful structure which is arranged on a substrate and has a useful structure side edge. In addition, an auxiliary structure is arranged on the substrate adjacent to the useful structure, the auxiliary structure having an auxiliary structure side edge, wherein the useful structure side edge is opposite to the auxiliary structure side edge separated by a distance, and wherein the auxiliary structure useful structure distance is dimensioned such that a form of the useful structure side edge or a form of the substrate next to the useful structure side edge differs from a form in a device where there is no auxiliary structure.Type: GrantFiled: June 10, 2004Date of Patent: March 11, 2008Assignee: Infineon Technologies AGInventors: Jens Bachmann, Klaus Goller, Dirk Grueneberg, Reiner Schwab
-
Patent number: 7342292Abstract: A capacitor assembly has a substrate, a first conductive auxiliary layer on the substrate, a capacitor dielectric, a second conductive auxiliary layer and a contact electrode. Thereby the first conductive auxiliary layer is connected to the capacitor dielectric within a first boundary area and the second conductive auxiliary layer is connected to the capacitor dielectric within a second boundary area. Thereby, an effective capacitor area is present where the first boundary area and the second boundary area overlap across the capacitor dielectric. The contact electrode is connected to the first conductive auxiliary layer in a contacting area, wherein the contacting area is disposed on a surface of the first conductive auxiliary layer opposite to the first boundary area and overlaps the effective capacitor area partly or not at all, so that at least part of the first conductive auxiliary layer within the effective capacitor area is adjacent to the substrate or not to the contact electrode.Type: GrantFiled: September 8, 2004Date of Patent: March 11, 2008Assignee: Infineon Technologies AGInventor: Michael Schrenk
-
Patent number: 7327011Abstract: A plate to plate capacitor has a first plate, a second plate, and an insulating medium separating the first plate from the second plate. The first plate and the second plate are adapted and arranged to form an interlaced structure in which multiple capacitance surface areas in different planes, such as horizontal and vertical, are provided between said first and second plates. The plate to plate capacitor can be formed as a stack of layers in which one or more alternating first and third insulating layers each have first and second conductive lines configured therein and in which one or more second insulating layers having conductive vias formed therein interpose respective first and third insulating layers. The first and second conductive lines in the first insulating layer(s) are interconnected by the conductive vias to the first and second conductive lines, respectively, in the third layer(s) so as to interlace the first and second metal conductive lines together.Type: GrantFiled: November 2, 2005Date of Patent: February 5, 2008Assignee: LSI Logic CorporationInventors: Jason D. Hudson, Sean Erickson, Michael J. Saunders
-
Patent number: 7317238Abstract: A plurality of N-doped strip portions are formed alternating with a plurality of P-doped regions. When a voltage is applied to the N-doped strip portions, a capacitance is created between the N-doped strip portions and the P-doped strip portions. A capacitance is also created between the N-doped strip portions and the underlying epitaxial silicon layer. A larger interface area between N-doped and P-doped regions generally increases the capacitance. By providing the N-doped strip portions, as opposed to a continuous N-doped region, the combined interface area between the N-doped strip portions and the underlying epitaxial silicon layer is reduced. However, more interface area is provided between the N-doped strip portions and the P-doped strip portions. A circuit simulation indicates that junction capacitance per unit peripheral length is 0.41 fF/?m, while the junction capacitance per unit area is 0.19 fF/?m^2.Type: GrantFiled: February 23, 2005Date of Patent: January 8, 2008Assignee: Intel CorporationInventors: Jung S. Kang, Peter P. Jeng, Michael M. DeSmith, Md Monzur Hossain, Yi-feng Liu
-
Patent number: 7309906Abstract: Improved decoupling capacitor designs and layout schemes are provided that generate high effective capacitance and high area efficiency at higher frequencies than that of previously known decoupling capacitor designs. The improved decoupling capacitor designs utilize transistor gates with shorter channel lengths to reduce the total parasitic resistance of the channel, thereby providing higher effective capacitance at higher frequencies. To enable higher area efficiency of this decoupling capacitor design, excess contacts are replaced with polysilicon in a grid or waffle pattern.Type: GrantFiled: April 1, 2005Date of Patent: December 18, 2007Assignee: Altera CorporationInventors: Jeffrey Tyhach, Bonnie I Wang, Yan Chong, Chiakang Sung
-
Publication number: 20070284643Abstract: A capacitor structure comprises a plurality of cylinders and a supporting ring positioned among the plurality of cylinders and connecting a portion of the sidewall of each cylinder. The cylinders can be hollow circular cylinders, and the supporting ring can be positioned on a top portion of the cylinders. The capacitor structure may comprise a plurality of supporting rings and a hard mask separating these supporting rings from each other. The supporting rings and the hard mask are made of different material; for example, the supporting rings can be made of silicon oxide or aluminum oxide, and the hard mask can be made of silicon oxide or polysilicon. The capacitor structure comprises a first electrode positioned in the hollow circular cylinder, a dielectric layer positioned on the surface of the first electrode and a second electrode positioned on the surface of the dielectric layer.Type: ApplicationFiled: August 4, 2006Publication date: December 13, 2007Applicant: PROMOS TECHNOLOGIES INC.Inventor: Hsiao Che Wu
-
Patent number: 7298002Abstract: A semiconductor device includes cylindrical capacitors each including corresponding cylindrical electrodes. Each cylindrical electrode includes hemispherical silicon grains. The hemispherical silicon grains protruding from an upper region of the cylindrical electrode have a large size, and the hemispherical silicon grains protruding from a lower region of the cylindrical electrode have a small size or the lower region of the cylindrical electrode has no hemispherical silicon grains.Type: GrantFiled: June 24, 2005Date of Patent: November 20, 2007Assignee: Elpida Memory Inc.Inventors: Hiroyuki Kitamura, Yuki Togashi, Hiroyasu Kitajima, Noriaki Ikeda, Yoshitaka Nakamura, Eiichiro Kakehashi
-
Patent number: 7298019Abstract: A MIM capacitor includes a lower electrode disposed on a semiconductor substrate. A dielectric layer is disposed on the lower electrode to completely cover an exposed surface of the lower electrode. An upper electrode is disposed on the dielectric layer. A method for forming a MIM capacitor includes forming a lower electrode on a semiconductor substrate. A dielectric layer and an upper metal layer are formed on an entire surface of the substrate to cover the lower electrode. The dielectric and upper metal layers are patterned on the lower electrode.Type: GrantFiled: December 30, 2004Date of Patent: November 20, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Ki Min Lee
-
Patent number: 7291896Abstract: The invention proposes an interposer assembly architecture for noise suppression circuits on the package of a CPU or high power, high frequency VLSI device. In this architecture, charge is stored on dedicated capacitors at a voltage substantially higher than the operating voltage of the VLSI device. These capacitors are mounted upon active circuits that are packaged to match the size and form factor of the capacitors and this assembly is then attached to the package substrate. Charge is conveyed from the capacitor terminals on the backside of the packaged active circuits chip. Depending upon the capacitor construction, these terminals may either be double-sided contact terminals along the edge of the active device's package, or may be feed-through contacts.Type: GrantFiled: June 24, 2004Date of Patent: November 6, 2007Inventor: Rajendran Nair
-
Patent number: 7276776Abstract: A semiconductor device includes a semiconductor substrate including a main surface; a plurality of first interconnections formed in a capacitance forming region defined on the main surface and extending in a predetermined direction; a plurality of second interconnections each adjacent to the first interconnection located at an edge of the capacitance forming region, extending in the predetermined direction, and having a fixed potential; and an insulating layer formed on the main surface and filling in between each of the first interconnections and between the first interconnection and the second interconnection adjacent to each other. The first interconnections and the second interconnections are located at substantially equal intervals in a plane parallel to the main surface, and located to align in a direction substantially perpendicular to the predetermined direction.Type: GrantFiled: December 17, 2004Date of Patent: October 2, 2007Assignees: Renesas Technology Corp., Renesas Device Design Corp.Inventors: Takashi Okuda, Yasuo Morimoto, Yuko Maruyama, Toshio Kumamoto
-
Patent number: 7268382Abstract: The invention includes a method of forming a rugged semiconductor-containing surface. A first semiconductor layer is formed over a substrate, and a second semiconductor layer is formed over the first semiconductor layer. Subsequently, a third semiconductor layer is formed over the second semiconductor layer, and semiconductor-containing seeds are formed over the third semiconductor layer. The seeds are annealed to form the rugged semiconductor-containing surface. The first, second and third semiconductor layers are part of a common stack, and can be together utilized within a storage node of a capacitor construction. The invention also includes semiconductor structures comprising rugged surfaces. The rugged surfaces can be, for example, rugged silicon.Type: GrantFiled: June 7, 2006Date of Patent: September 11, 2007Assignee: Micron Technology, Inc.Inventors: Shenlin Chen, Trung Tri Doan, Guy T. Blalock, Lyle D. Breiner, Er-Xuan Ping
-
Patent number: 7224014Abstract: A semiconductor device includes a first insulating film having a cavity, a second insulating film formed on the first insulating film and having an opening exposing the cavity, a lower electrode of a concave shape in cross section formed on the bottom and sides of the cavity, a capacitive insulating film formed on the lower electrode, and an upper electrode formed on the capacitive insulating film. The diameter of the cavity of the first insulating film is larger than that of the opening of the second insulating film, and the end of the second insulating film located on the sides of the opening is formed in an eaves-like part to project like eaves inwardly beyond the sides of the first insulating film.Type: GrantFiled: December 2, 2004Date of Patent: May 29, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Hideo Ichimura
-
Patent number: 7224017Abstract: The present invention relates to a device with integrated capacitance structure has at least one first and an adjacent second rewiring plane, each of which comprises at least one first partial structure and a second partial structure, which is different from the first partial structure, the second partial structure in each case substantially surrounding the first partial structure, and the first partial structure of the first rewiring plane being electrically connected to the second partial structure of the second rewiring plane and the second partial structure of the first rewiring plane being electrically connected to the first partial structure of the second rewiring plane and forming different poles of the capacitance structure.Type: GrantFiled: September 29, 2005Date of Patent: May 29, 2007Assignee: Infineon Technologies AGInventor: Claus Kropf
-
Patent number: 7199445Abstract: An integrated capacitor on a packaging substrate. The integrated capacitor comprises a conductor plane, a first dielectric layer and a signal transmission layer. The conductor plane has an extrusion layer of a first thickness. The first extrusion layer and the conductor plane are made of the same material. The first dielectric layer is formed on the conductor plane. The signal transmission layer is formed on the first dielectric layer.Type: GrantFiled: July 19, 2005Date of Patent: April 3, 2007Assignee: Advanced Semiconductor Engineering Inc.Inventor: Sung-Mao Wu
-
Patent number: 7199016Abstract: An integrated circuit resistor is provided that comprises a mesa 14 between electrical contacts 16 and 18. The electrical resistance between electrical contacts 16 and 18 is selectively increased through the formation of recesses 20 and 22 in the mesa 14. The size of recesses 20 and 22 can be used to tune the value of the electrical resistance between contacts 16 and 18.Type: GrantFiled: August 13, 2004Date of Patent: April 3, 2007Assignee: Raytheon CompanyInventors: David D. Heston, Jon E. Mooney
-
Patent number: 7199415Abstract: Container structures for use in integrated circuits and methods of their manufacture. The container structures have a dielectric cap on the top of a conductive container to reduce the risk of container-to-container shorting by insulating against bridging of conductive debris across the tops of adjacent container structures. The container structures are adapted for use in memory cells and apparatus incorporating such memory cells, as well as other integrated circuits.Type: GrantFiled: August 31, 2004Date of Patent: April 3, 2007Assignee: Micron Technology, Inc.Inventors: Gurtej Singh Sandhu, Alan R. Reinberg
-
Patent number: 7176552Abstract: A semiconductor memory device comprises a cell capacitor having a first buried contact connected with a semiconductor substrate of a cell region and a first storage node connected with the first buried contact, and a decoupling capacitor for reducing a coupling noise, having a plurality of second buried contacts formed on a semiconductor substrate portion adjacent in the cell region and extended in parallel with each other and a plurality of second storage nodes connected with the second buried contacts.Type: GrantFiled: June 16, 2005Date of Patent: February 13, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Je-Min Park, Yoo-Sang Hwang
-
Patent number: 7169680Abstract: A method for fabricating a capacitor is disclosed. First, a dielectric layer is disposed on a semiconductor substrate. Next, at least one dual damascene opening and at least one capacitor opening are formed in the dielectric layer. Next, a first conductive layer is disposed on the surface of the dielectric layer, the bottom and sidewall of the capacitor opening, and the dual damascene opening. Next, an insulating layer is formed on the first conductive layer and a second conductive layer is disposed on the insulating layer. Following that, a planarization process is performed to remove the second conductive layer, the insulating layer, and the first conductive layer on the dielectric surface for forming a capacitor and a dual damascene conductor.Type: GrantFiled: February 24, 2005Date of Patent: January 30, 2007Assignee: United Microelectronics Corp.Inventors: Jinsheng Yang, Ching-Hung Kao
-
Patent number: 7166902Abstract: In one embodiment, an electrically conductive trench in an integrated circuit allows for the formation of capacitors between the trench and other portions of the integrated circuit. For example, a capacitor may be formed between the trench and an electrically conductive line. Among other advantages, the capacitor provides a relatively large capacitance while occupying a relatively small area.Type: GrantFiled: November 15, 2004Date of Patent: January 23, 2007Assignee: Cypress Semiconductor CorporationInventors: Fuad Badrieh, Feng Dai, Bartosz Banachowicz, Roger J. Bettman
-
Patent number: 7148555Abstract: Methods for forming the lower electrode of a capacitor in a semiconductor circuit, and the capacitors formed by such methods are provided. The lower electrode is fabricated by forming a texturizing underlayer and then depositing a conductive material thereover. In one embodiment of a method of forming the lower electrode, the texturizing layer is formed by depositing a polymeric material comprising a hydrocarbon block and a silicon-containing block, over the insulative layer of a container, and then subsequently converting the polymeric film to relief or porous nanostructures by exposure to UV radiation and ozone, resulting in a textured porous or relief silicon oxycarbide film. A conductive material is then deposited over the texturizing layer resulting in a lower electrode have an upper roughened surface.Type: GrantFiled: April 7, 2003Date of Patent: December 12, 2006Assignee: Micron Technology, Inc.Inventors: Donald L Yates, Garry A Mercaldi, James J Hofmann
-
Patent number: 7141864Abstract: There is disclosed a semiconductor device comprising at least one capacitive element group having a plurality of unit capacitive elements. At least one lead-out electrode for bottom electrodes of the unit capacitive elements of the capacitive element group is provided along a circumference going around top electrodes as a whole of the capacitive element group. The at least one lead-out electrode is provided so as to surround the top electrodes as a whole of the capacitive element group.Type: GrantFiled: July 15, 2004Date of Patent: November 28, 2006Assignee: Sanyo Electric Co, Ltd.Inventor: Satoru Kaneko
-
Patent number: 7141856Abstract: Disclosed is a semiconductor fin construction useful in FinFET devices that incorporates an upper region and a lower region with wherein the upper region is formed with substantially vertical sidewalls and the lower region is formed with inclined sidewalls to produce a wider base portion. The disclosed semiconductor fin construction will also typically include a horizontal step region at the interface between the upper region and the lower region. Also disclosed are a series of methods of manufacturing semiconductor devices incorporating semiconductor fins having this dual construction and incorporating various combinations of insulating materials such as silicon dioxide and/or silicon nitride for forming shallow trench isolation (STI) structures between adjacent semiconductor fins.Type: GrantFiled: February 17, 2004Date of Patent: November 28, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Deok Hyung Lee, Byeong Chan Lee, In Soo Jung, Yong Hoon Son, Siyoung Choi, Taek Jung Kim
-
Multi-layer inductor formed in a semiconductor substrate and having a core of ferromagnetic material
Patent number: 7132297Abstract: A thin-film multilayer high-Q inductor having a ferromagnetic core and spanning at least three metal layers is formed by forming a plurality of parallel first metal runners on the semiconductor substrate. A plurality of first and second vertical conductive vias are formed in electrical connection with each end of the plurality of metal runners. A plurality of third and fourth conductive vias are formed over the plurality of first and second conductive vias and a plurality of second metal runners are formed interconnecting the plurality of third and fourth conductive vias. The first metal runners and second metal runners are oriented such that one end of a first metal runner is connected to an overlying end of a second metal runner by way of the first and third vertical conductive vias. The other end of the second metal runner is connected to the next metal one runner by way of the second and fourth vertical conductive vias., forming a continuously conductive structure having a generally helical shape.Type: GrantFiled: May 7, 2003Date of Patent: November 7, 2006Assignee: Agere Systems Inc.Inventors: Michelle D. Griglione, Paul Arthur Layman, Mohamed Laradji, J. Ross Thomson, Samir Chaudhry -
Patent number: 7130181Abstract: A semiconductor device is disclosed which has a plurality of unit capacitive elements. At least one lead-out electrode of bottom electrodes of the unit capacitive elements of the capacitive element group is disposed along a circumference going around top electrodes as a whole of the capacitive element group, and a given capacitive element is connectable to the capacitive element group, the given capacitive element having a capacitance value that is set to eliminate effects of parasitic capacitance of at least the capacitive element group. Furthermore, the given capacitive element may consist of a capacitive element group.Type: GrantFiled: July 15, 2004Date of Patent: October 31, 2006Assignee: Sanyo Electric Co., Ltd.Inventor: Hiroshi Saito
-
Patent number: 7115934Abstract: A trench capacitor formed with a bottle etch step has a polygonal cross section produced by forming thermally oxidizing the trench walls with thinner oxide at the corners of the trench, then performing the bottle etch step with the nitride in place, thereby extending the trench walls laterally only outside the corners, so that the distance of closest approach between adjacent trenches is reduced while the length of the perimeter is maintained.Type: GrantFiled: March 26, 2004Date of Patent: October 3, 2006Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ramachandra Divakaruni
-
Patent number: 7115970Abstract: Capacitors for use in an integrated circuit are provided. One aspect of this disclosure relates to a method of making a capacitor. According to various embodiments of the method a bottom electrode adapted to act as an etch stop is formed, a substantially cone-shaped first plate of conductive material is formed having an interior and exterior surface and terminating at the bottom electrode, a layer of dielectric material is formed on at least a portion of the interior and exterior surface of the first plate and substantially conforming to the shape of the first plate, and a second plate of conductive material is formed over the layer of dielectric material. Other aspects and embodiments are provided herein.Type: GrantFiled: September 1, 2004Date of Patent: October 3, 2006Assignee: Micron Technology, Inc.Inventors: Brent Gilgen, Belford T. Coursey
-
Patent number: 7109565Abstract: The present invention includes a method of constructing a novel capacitor and geometry for the capacitor. The method and device include forming a multilayer structure having what generally can be described as a wave shape. Particular aspects of the present invention are described in the claims, specification and drawings.Type: GrantFiled: October 28, 2003Date of Patent: September 19, 2006Assignee: Macronix International Co., Ltd.Inventors: Lenvis Liu, Chong Jen Hwang
-
Patent number: 7078757Abstract: The invention includes a method of forming a semiconductor construction. A semiconductor substrate is provided, and a conductive node is formed to be supported by the semiconductor substrate. A first conductive material is formed over the conductive node and shaped as a container. The container has an opening extending therein and an upper surface proximate the opening. The container opening is at least partially filled with an insulative material. A second conductive material is formed over the at least partially filled container opening and physically against the upper surface of the container. The invention also includes semiconductor structures.Type: GrantFiled: August 13, 2004Date of Patent: July 18, 2006Assignee: Micron Technology, Inc.Inventors: Cem Basceri, Garo J. Derderian
-
Patent number: 7056803Abstract: Disclosed is a method for forming a capacitor of a semiconductor device. The method comprises the steps of: forming a nitride film for storage electrode on a semiconductor substrate; forming an oxide film for storage electrode on the nitride film; selectively etching the oxide film and the nitride film to define a storage electrode region; forming a conductive layer for storage electrode on the semiconductor substrate including the storage electrode region; forming a gap-filling nitride film on the semiconductor substrate to fill up the storage electrode region; performing a CMP process using the oxide film as a polishing stop layer to form a storage electrode; and removing the gap-filling nitride film.Type: GrantFiled: June 30, 2004Date of Patent: June 6, 2006Assignee: Hynix Semiconductor Inc.Inventors: Jong Goo Jung, Hyung Soon Park
-
Patent number: 7053462Abstract: A conductive material is provided in an opening formed in an insulative material. The process involves first forming a conductive material over at least a portion of the opening and over at least a portion of the insulative material which is outside of the opening. Next, a metal-containing fill material is formed over at least a portion of the conductive material which is inside the opening and which is also over the insulative material outside of the opening. The metal-containing material at least partially fills the opening. At least a portion of both the metal-containing fill material and the conductive material outside of the opening is then removed. Thereafter, at least a portion of the metal-containing fill material which is inside the opening is then removed.Type: GrantFiled: December 4, 2002Date of Patent: May 30, 2006Assignee: Micron Technology, Inc.Inventors: Sam Yang, John M. Drynan
-
Patent number: 7049679Abstract: A solid electrolytic capacitor is obtained in which a sintered metal serves as an anode and a silver layer serves as a cathode. A surface of sintered metal made of tantalum or the like and having an open porosity ratio of more than 75% is oxidized so that an oxide film made of tantalum pentoxide or the like is deposited thereon. Cavities of the metal are filled with an electrically conductive material. Then, the metal is wound around a lead wire and made into a desired shape and size. The silver layer is formed on this porous metal body. Because a specific surface area of the sintered metal is large, a large capacity is obtained.Type: GrantFiled: November 1, 2002Date of Patent: May 23, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Atsuo Nagai, Hideki Kuramitsu, Emiko Igaki, Koichi Kojima
-
Patent number: 7042041Abstract: There is here disclosed a semiconductor device comprising a capacitor provided on a substrate and formed by sandwiching a capacitive insulating film between lower and upper electrodes, an interlayer insulating film of an n-th layer (n is 1 or greater integer) provided on the substrate to cover the capacitor, and a plurality of plugs and a plurality of wirings provided on the substrate, wherein an electrode wiring among the wirings which is electrically connected to the lower or upper electrode above the capacitor is provided in an interlayer insulating film of an (n+1)-th layer or more formed on the interlayer insulating film of the n-th layer.Type: GrantFiled: March 8, 2004Date of Patent: May 9, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Yuichi Nakashima
-
Patent number: 7038296Abstract: An electrical component structure (14) comprises a plurality of overlying substantially parallel layers (15, 16). Each layer (15, 16) provides a lattice (17, 20) comprising a first set of conductive tracks arranged substantially orthogonal to, and electrically connected with, a second set of conductive tracks. Conductive islands (18, 22) are located in windows of the lattices (17, 20), the conductive islands being electrically isolated from the tracks. The lattice (17, 20) of each layer (15, 16) is electrically connected to the conductive islands (22, 18) of the other adjacent layer (16, 15).Type: GrantFiled: February 6, 2004Date of Patent: May 2, 2006Assignee: Zarlink Semiconductor LimitedInventor: Peter Graham Laws
-
Patent number: RE39124Abstract: An integrated circuit having capacitive elements for smoothing a supply voltage is described. In this case, at least one additional metal electrode, which is configured as a high frequency-optimized capacitance and is distinguished by an extremely low sheet resistance, is connected in parallel with the MOS capacitances. By connecting the areally highly effective MOS capacitance, which, however, is connected with a somewhat higher impedance, in parallel with areally less effective metal capacitances, which, however, are connected to the supply voltage in a very low-impedance manner, it is possible to obtain broadband buffering and thus decoupling of high-frequency interference signals. Very high-frequency interference components are attenuated on the chip and do not pass into the system surrounding the integrated circuit.Type: GrantFiled: July 23, 2003Date of Patent: June 13, 2006Assignee: Infineon Technologies AGInventors: Thomas Ehben, Thomas Steinecke, Jens Rosenbusch