Making Electrode Structure Comprising Conductor-insulator-conuctor-insulator-semiconductor, E.g., Gate Stack For Non-volatile Memory (epo) Patents (Class 257/E21.209)
-
Patent number: 8193573Abstract: A method of repairing a nonvolatile semiconductor memory device to eliminate defects includes monitoring a memory endurance indicator for a nonvolatile semiconductor memory device contained in a semiconductor package. It is determined whether that the memory endurance indicator exceeds a predefined limit. Finally, in response to determining that the memory endurance indicator exceeds the predefined limit, the device is annealed.Type: GrantFiled: September 4, 2008Date of Patent: June 5, 2012Assignee: Rambus Inc.Inventors: Gary B. Bronner, Ming Li, Donald R. Mullen, Frederick Ware, Kevin S. Donnelly
-
Publication number: 20120135596Abstract: A method for forming a semiconductor structure includes providing a semiconductor layer, forming nanocrystals over the semiconductor layer, and using a solution comprising pure water, hydrogen peroxide, and ammonium hydroxide to remove at least a portion of the nanocrystals. A ratio by volume of pure water to ammonium hydroxide of the solution may be equivalent to or less than a ratio by volume of 10:1 of pure water to ammonium hydroxide when ammonium hydroxide has a concentration of 29% ammonia by weight. The step of using the solution to remove the at least a portion of the nanocrystals may be performed at a temperature of 50 degrees Celsius or more.Type: ApplicationFiled: January 30, 2008Publication date: May 31, 2012Inventors: Sung-Taeg Kang, Jinmiao J. Shen
-
Publication number: 20120126301Abstract: One embodiment relates to an integrated circuit that includes a memory array of pillars arranged in rows and columns. The pillars are separated from one another by row trenches and column trenches. The column trenches include a pair of parallel column trenches. A first trench of the pair includes two parallel bit lines coupled to pillars adjacent to the first trench. A second trench of the pair is free of bit lines. Other methods, devices, and systems are also disclosed.Type: ApplicationFiled: January 30, 2012Publication date: May 24, 2012Applicant: Qimonda AGInventors: Gerhard Kunkel, Peter Baars
-
Publication number: 20120126306Abstract: According to one embodiment, a memory cell includes a charge storage layer. A first air gap is provided between charge storage layers adjacent in a word line direction. A second air gap is provided between charge storage layers adjacent in a bit line direction.Type: ApplicationFiled: September 21, 2011Publication date: May 24, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Genki KAWAGUCHI, Fumitaka Arai, Satoshi Nagashima, Naoki Kai, Wataru Sakamoto, Hiroyuki Nitta
-
Publication number: 20120126303Abstract: According to one embodiment, a part of a buried insulating film buried in a trench is removed; accordingly, an air gap is formed between adjacent floating gate electrodes in a word line direction, and the air gap is formed continuously along the trench in a manner of sinking below a control gate electrode.Type: ApplicationFiled: September 20, 2011Publication date: May 24, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Fumitaka ARAI, Wataru SAKAMOTO, Fumie KIKUSHIMA, Hiroyuki NITTA
-
Patent number: 8183106Abstract: A method for fabricating a floating gate memory device comprises using self-aligned process for formation of a fourth poly layer over a partial gate structure that does not require an additional photolithographic step. Accordingly, enhanced device reliability can be achieved because a higher GCR can be maintained with lower gate bias levels. In addition, process complexity can be reduced, which can increase throughput and reduce device failures.Type: GrantFiled: July 26, 2006Date of Patent: May 22, 2012Assignee: Macronix International Co., Ltd.Inventors: Kuan Fu Chen, Yin Jen Chen, Meng Hsuan Weng, Tzung Ting Han, Ming Shang Chen, Chun Pei Wu
-
Publication number: 20120100707Abstract: A method for fabricating a non-volatile memory device with a three-dimensional structure includes forming a pipe gate conductive layer on a substrate, forming a pipe channel hole in the pipe gate conductive layer, burying a first sacrificial layer in the pipe channel hole, stacking interlayer dielectric layers and gate conductive layers on the pipe gate conductive layer including the first sacrificial layer, forming a pair of cell channel holes in the interlayer dielectric layers and the gate conductive layers, forming a second sacrificial layer on a resultant structure including the pair of cell channel holes, and forming a third sacrificial layer with etching selectivity relative to the second sacrificial layer on the second sacrificial layer and filling the cell channel holes with the third sacrificial layer.Type: ApplicationFiled: October 25, 2011Publication date: April 26, 2012Inventor: Choon-Kun RYU
-
Publication number: 20120100706Abstract: Some embodiments provide microelectronic fabrication methods in which a sacrificial pattern is formed on a substrate. A spacer formation layer is formed on the substrate, the spacer formation layer covering the sacrificial pattern. The spacer formation layer is etched to expose an upper surface of the sacrificial pattern and to leave at least one spacer on at least one sidewall of the sacrificial pattern. A first portion of the sacrificial pattern having a first width is removed while leaving intact a second portion of the sacrificial pattern having a second width greater than the first width to thereby form a composite mask pattern including the at least one spacer and a portion of the sacrificial layer. An underlying portion of the substrate is etched using the composite mask pattern as an etching mask.Type: ApplicationFiled: September 23, 2011Publication date: April 26, 2012Inventors: Jae-hwang Sim, Min-chul Kim
-
Patent number: 8163608Abstract: Methods of fabricating a nonvolatile memory device include forming a trench mask pattern on a semiconductor substrate including a first region and a second region. Substrate trenches defining active regions are formed in the semiconductor substrate in the first region and the second region using the trench mask pattern as a mask. Device isolation layer patterns are formed on the semiconductor substrate including the trench mask pattern and substrate trenches. The device isolation patterns fill the substrate trenches in the first region and in the second region. First and second openings are formed exposing top surfaces of the corresponding active regions in the first and second regions by removing the trench mask pattern. The second opening has a greater width than the first opening. A first lower conductive pattern is formed in the first opening and has a bottom portion in a lower region of the first opening and an extended portion extending from the bottom portion to an upper region of the first opening.Type: GrantFiled: November 19, 2010Date of Patent: April 24, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Bong-Tae Park, Jeong-Hyuk Choi
-
Publication number: 20120094477Abstract: Electronic apparatus and methods may include a hafnium tantalum oxynitride film on a substrate for use in a variety of electronic systems. The hafnium tantalum oxynitride film may be structured as one or more monolayers. The hafnium tantalum oxynitride film may be formed using atomic layer deposition. Metal electrodes may be disposed on a dielectric containing a hafnium tantalum oxynitride film.Type: ApplicationFiled: December 20, 2011Publication date: April 19, 2012Inventors: Leonard Forbes, Kie Y. Ahn, Arup Bhattacharyya
-
Patent number: 8158480Abstract: A method of forming a semiconductor device pattern, a method of forming a charge storage pattern, a non-volatile memory device including a charge storage pattern and a method of manufacturing the same are provided. The method of forming the charge storage pattern including forming a trench on a substrate, and a device isolation pattern in the trench. The device isolation pattern protrudes from a surface of the substrate such that an opening exposing the substrate is formed. A tunnel oxide layer is formed on the substrate in the opening. A preliminary charge storage pattern is formed on the tunnel oxide layer and the device isolation pattern by selective deposition of conductive materials. The preliminary charge storage pattern may be removed from the device isolation pattern. The preliminary charge storage pattern remains only on the tunnel oxide layer to form the charge storage pattern on the substrate.Type: GrantFiled: June 18, 2008Date of Patent: April 17, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Soo Kang, Choong-Ho Lee, Suk-Kang Sung, Se-Jun Park
-
Publication number: 20120083112Abstract: A nonvolatile semiconductor memory comprises a first memory cell transistor, a second memory cell transistor, a connection layer, protrusion portions and a contact portion. The first memory cell transistor comprises a first gate electrode formed above a first channel region, and a second gate electrode formed on a side of the first gate electrode through an insulating film. The second memory cell transistor comprises a third gate electrode formed above a second channel region, and a fourth gate electrode formed on a side of the third gate electrode through an insulating film and facing the second gate electrode. The connection layer connects the second gate electrode and the fourth gate electrode. The protrusion portions are formed of a material different than that of the second and fourth gate electrodes, and are formed on both ends of the connection layer. The contact portion is formed on the connection layer.Type: ApplicationFiled: December 13, 2011Publication date: April 5, 2012Inventors: Hideki SUGIYAMA, Hideki Hara
-
Patent number: 8148766Abstract: A nonvolatile memory cell is provided. A semiconductor substrate is provided. A conducting layer and a spacer layer are sequentially disposed above the semiconductor substrate. At least a trench having a bottom and plural side surfaces is defined in the conducting layer and the spacer layer. A first oxide layer is formed at the bottom of the trench. A dielectric layer is formed on the first oxide layer, the spacer layer and the plural side surfaces of the trench. A first polysilicon layer is formed in the trench. And a first portion of the dielectric layer on the spacer layer is removed, so that a basic structure for the nonvolatile memory cell is formed.Type: GrantFiled: October 2, 2008Date of Patent: April 3, 2012Assignee: Nanya Technology Corp.Inventors: Shin-Bin Huang, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20120068253Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a memory region and a non-memory region. The memory region includes a stacked structural body, a semiconductor pillar, a memory layer, an inner insulating film and an outer insulating film. The stacked structural body includes a plurality of electrode films stacked alternately along a first direction with a plurality of inter-electrode insulating films. The semiconductor pillar pierces the stacked structural body in the first direction. The memory layer is provided between the semiconductor pillar and each of the plurality of electrode films. The inner insulating film is provided between the memory layer and the semiconductor pillar. The outer insulating film is provided between the memory layer and each of the plurality of electrode films. The non-memory region is provided with the memory region along a second direction orthogonal to the first direction. The non-memory region includes an insulating part.Type: ApplicationFiled: March 21, 2011Publication date: March 22, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Shigeto Oota, Masaru Kidoh, Hideaki Aochi
-
Publication number: 20120068250Abstract: According to one embodiment, a semiconductor device includes a semiconductor region, a tunnel insulating film provided on the semiconductor region, a charge storage insulating film provided on the tunnel insulating film and having a hafnium oxide including a cubic region, a block insulating film provided on the charge storage insulating film, and a control gate electrode provided on the block insulating film.Type: ApplicationFiled: September 19, 2011Publication date: March 22, 2012Inventors: Tsunehiro Ino, Masao Shingu, Shosuke Fujii, Akira Takashima, Daisuke Matsushita, Jun Fujiki, Naoki Yasuda, Yasushi Nakasaki, Koichi Muraoka
-
Publication number: 20120070976Abstract: A method of manufacturing a semiconductor device includes forming a plurality of preliminary gate structures, forming a capping layer pattern on sidewalls of the plurality of preliminary gate structures, and forming a blocking layer on top surfaces of the plurality of preliminary gate structures and the capping layer pattern such that a void is formed therebetween. The method also includes removing the blocking layer and an upper portion of the capping layer pattern such that at least the upper sidewalls of the plurality of preliminary gate structures are exposed, and a lower portion of the capping layer pattern remains on lower sidewalls of the preliminary gate structures. The method further includes forming a conductive layer on at least the upper sidewalls of the plurality of preliminary gate structures, reacting the conductive layer with the preliminary gate structures, and forming an insulation layer having an air gap therein.Type: ApplicationFiled: September 16, 2011Publication date: March 22, 2012Inventors: Tae-Hyun KIM, Kyung-Hyun Kim, Jae-Hwang Sim, Jae-Jin Shin, Jong-Heun Lim, Hyun-Min Park
-
Patent number: 8134177Abstract: A switching element includes a first electrode having a first surface; a second electrode having a second surface which stands off from the first surface; and a channel region constituted by a plurality of unit channels, each unit channel having opposite ends thereof being in contact with the first electrode and the second electrode, and including fine particles which are aligned in lines in a first direction from the first surface of the first electrode to the second surface of the second electrode, and the unit channels being separated from one another in a second direction across the first direction.Type: GrantFiled: December 5, 2006Date of Patent: March 13, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Kenichi Murooka
-
Patent number: 8134194Abstract: Some embodiments include memory cells including a memory component having a first conductive material, a second conductive material, and an oxide material between the first conductive material and the second conductive material. A resistance of the memory component is configurable via a current conducted from the first conductive material through the oxide material to the second conductive material. Other embodiments include a diode including metal and a dielectric material and a memory component connected in series with the diode. The memory component includes a magnetoresistive material and has a resistance that is changeable via a current conducted through the diode and the magnetoresistive material.Type: GrantFiled: May 22, 2008Date of Patent: March 13, 2012Assignee: Micron Technology, Inc.Inventor: Chandra Mouli
-
Publication number: 20120056175Abstract: A structure with which the zero current of a field effect transistor using a conductor-semiconductor junction can be reduced is provided. A floating electrode (102) including a conductor or a semiconductor and being enclosed by an insulator (104) is formed between a semiconductor layer (101) and a gate (105) so as to cross the semiconductor layer (101) and the floating electrode (102) is charged, whereby carriers are prevented from flowing from a source electrode (103a) or a drain electrode (103b). Accordingly, a sufficiently low carrier concentration can be kept in the semiconductor layer (101) and thus the zero current can be reduced.Type: ApplicationFiled: August 24, 2011Publication date: March 8, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Yasuhiko TAKEMURA
-
Publication number: 20120052670Abstract: Forming a gate stack of a non-volatile memory (NVM) over a substrate having an NVM region and non-NVM region which does not overlap the NVM region includes forming a select gate layer over the substrate in the NVM and non-NVM regions; simultaneously etching the select gate layer in the NVM and non-NVM regions; forming a charge storage layer over the substrate in the NVM and non-NVM regions; forming a control gate layer over the charge storage layer in the NVM and non-NVM regions; and simultaneously etching the charge storage layer in the NVM and the non-NVM regions. Etching the select gate layer in the NVM region results in a portion of the charge storage layer over a portion of the select gate layer and overlapping a sidewall of the select gate layer and results in a portion of the control gate layer over the portion of the charge storage layer.Type: ApplicationFiled: August 31, 2010Publication date: March 1, 2012Inventor: MEHUL D. SHROFF
-
Publication number: 20120052669Abstract: A dummy gate stack is created in an area different from a region where the non-volatile memory (NVM) array is located. The dummy gate stack is used to simulate an actual NVM gate stack used in the NVM array. During an etch of the NVM gate stack, the dummy gate stack is also etched so that the end of both the stack etches occur at the same time. This allows for improved end point detection of the NVM gate stack etch due to increased endpoint material being exposed at the end of the etch. Also other tiling features may be formed during the etch of the dummy gate stack.Type: ApplicationFiled: August 31, 2010Publication date: March 1, 2012Inventor: MEHUL D. SHROFF
-
Publication number: 20120043600Abstract: Non-volatile floating gate devices and approaches involve setting or maintaining threshold voltage characteristics relative to thermal processing. In connection with various embodiments, a floating gate device includes a polycrystalline silicon material having an impurity therein. The impurity interacts with the polycrystalline material to resist changes in grain size of the polycrystalline silicon material during thermal processing, and setting charge storage characteristics relative to threshold voltages for the floating gate device.Type: ApplicationFiled: August 18, 2010Publication date: February 23, 2012Inventors: Henderikus Albert Van der Vegt, Guido Jozef Maria Dormans, Johan Dick Boter, Guoqiao Tao
-
Publication number: 20120043599Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a first and a second stacked structure, a first and a second semiconductor pillar, a semiconductor connection portion, a first and a second connection portion conductive layer, a first and a second pillar portion memory layer, a first and a second connection portion memory layer. The first and second stacked structures include electrode films and inter-electrode insulating films alternately stacked in a first direction. The second stacked structure is adjacent to the first stacked structure. The first and second semiconductor pillars pierce the first and second stacked structures, respectively. The semiconductor connection portion connects the first and second semiconductor pillars. The first and second pillar portion memory layers are provided between the electrode films and the semiconductor pillar.Type: ApplicationFiled: November 10, 2010Publication date: February 23, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Ryota Katsumata, Hideaki Aochi, Masaru Kito, Masaru Kidoh, Ryouhei Kirisawa
-
Publication number: 20120037974Abstract: In one embodiment, a semiconductor device includes a resistor element and a stacked-gate type memory cell transistor. The resistor element includes a first conductive layer which is formed on a second conductive layer via a first insulating layer, and is electrically connected to an interconnect, the second conductive layer being on a substrate and in a floating state. The stacked-gate type memory cell transistor is on the substrate, and includes a floating gate formed of the same material as the second conductive layer.Type: ApplicationFiled: March 22, 2011Publication date: February 16, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Haruhiko KOYAMA
-
Patent number: 8110465Abstract: The gate electrode of a metal oxide semiconductor field effect transistor (MOSFET) comprises a source side gate electrode and a drain side gate electrode that abut each other near the middle of the channel. In one embodiment, the source side gate electrode comprises a silicon oxide based gate dielectric and the drain side gate electrode comprises a high-k gate dielectric. The source side gate electrode provides high carrier mobility, while the drain side gate electrode provides good short channel effect and reduced gate leakage. In another embodiment, the source gate electrode and drain gate electrode comprises different high-k gate dielectric stacks and different gate conductor materials, wherein the source side gate electrode has a first work function a quarter band gap away from a band gap edge and the drain side gate electrode has a second work function near the band gap edge.Type: GrantFiled: July 30, 2007Date of Patent: February 7, 2012Assignee: International Business Machines CorporationInventors: Huilong Zhu, Qingqing Liang
-
Patent number: 8105909Abstract: A method of fabricating a non-volatile memory device includes: forming a tunnel insulation layer pattern and a floating gate electrode layer pattern over a semiconductor substrate; forming an isolation trench by etching an exposed portion of the semiconductor substrate so that the isolation trench is aligned with the tunnel insulation layer pattern and the floating gate electrode layer pattern; forming an isolation layer by filling the isolation trench with a filling insulation layer; forming a hafnium-rich hafnium silicon oxide layer over the isolation layer and the floating gate electrode layer pattern; forming a hafnium-rich hafnium silicon oxynitride layer by carrying out a first nitridation on the hafnium-rich hafnium silicon oxide layer; forming a silicon-rich hafnium silicon oxide layer over the hafnium-rich hafnium silicon oxynitride layer; forming a silicon-rich hafnium silicon oxynitride layer by carrying out a second nitridation on the silicon-rich hafnium silicon oxide layer; and forming a controlType: GrantFiled: September 29, 2010Date of Patent: January 31, 2012Assignee: Hynix Semiconductor Inc.Inventors: Moon Sig Joo, Heung Jae Cho, Yong Soo Kim, Won Joon Choi
-
Patent number: 8106442Abstract: A method of fabricating an oxide-nitride-oxide (ONO) layer in a memory cell to retain charge well in the nitride layer includes the steps of forming a bottom oxide layer on a substrate, depositing a nitride layer and oxidizing a top oxide layer, thereby causing oxygen to be introduced into the nitride layer. Another method includes the steps of forming a bottom oxide layer on a substrate, depositing a nitride layer and oxidizing a portion of a top oxide layer, thereby causing oxygen to be introduced into the nitride layer and depositing a remaining portion of the top oxide layer, thereby assisting in controlling the amount of oxygen introduced into the nitride layer. A further method includes the steps of forming a bottom oxide layer on a substrate, depositing a nitride layer, depositing a portion of a top oxide layer and oxidizing a remaining portion of the top oxide layer, thereby causing oxygen to be introduced into the nitride layer.Type: GrantFiled: October 31, 2007Date of Patent: January 31, 2012Assignee: Spansion Israel LtdInventor: Boaz Eitan
-
Publication number: 20120018791Abstract: A flash memory device includes a semiconductor substrate, a gate stack formed on the semiconductor substrate; a channel region below the gate stack; spacers outside the gate stack; and source/drain regions outside the channel region and in the semiconductor substrate, in which the gate stack includes a first gate dielectric layer on the channel region; a first conductive layer covering an upper surface of the first gate dielectric layer and inner walls of the spacers; a second gate dielectric layer covering a surface of the first conductive layer; and a second conductive layer covering a surface of the second gate dielectric layer. A method for manufacturing a flash memory device disclosed herein.Type: ApplicationFiled: September 19, 2010Publication date: January 26, 2012Applicant: Institute of Microelectronics, Chinese Academy of SciencesInventor: Huilong Zhu
-
Publication number: 20120007164Abstract: According to one embodiment, a method is disclosed for manufacturing a semiconductor memory device. The method can include forming a plurality of protruding portions in band configurations on a major surface of a semiconductor layer to extend along a first direction parallel to the major surface. The method can include forming an inter-layer insulating film to cover the protruding portions and an inner surface of a trench between the protruding portions. The method can include forming a buried conductive portion by filling a first conductive material into a space inside the trench. The method can include exposing a buried conductive portion side surface by dividing the buried conductive portion along the first direction. The method can include filling a second conductive material into a void of the buried conductive portion exposed at the side surface. In addition, the method can include removing one portion of the second conductive material.Type: ApplicationFiled: July 6, 2011Publication date: January 12, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Takashi Sugihara
-
Patent number: 8093646Abstract: The present invention provides a flash memory device and method for making the same having a floating gate structure with a semiconductor substrate and shallow trench isolation (STI) structure formed in the substrate. A first polysilicon layer is formed over the substrate and the STI structure. The recess formed within the first polysilicon layer is over the STI structure and extends through the first polysilicon layer to the STI structure. An oxide fill is provided within the recess and is etched back. ONO (oxide-nitride-oxide) layer conformally covers the oxide fill and the first polysilicon layer. The second polysilicon layer covers the ONO layer. The oxide fill within the recess provides a minimum spacing between the second polysilicon layer and the corner of the STI regions, thereby avoiding the creation of a weak spot and reducing the risk of gate breakdown, gate leakage, and improving device reliability.Type: GrantFiled: May 12, 2006Date of Patent: January 10, 2012Assignee: Spansion LLCInventors: Angela Hui, Yider Wu
-
Patent number: 8084324Abstract: A nonvolatile semiconductor memory includes a memory cell transistor including a first floating gate electrode layer formed on a first tunneling insulating film, a first inter-gate insulating film, a first and a second control gate electrode layer, and a first metallic silicide film; a high voltage transistor including a high voltage gate electrode layer formed on the high voltage gate insulating film, a second inter-gate insulating film having an aperture, a third and a fourth control gate electrode layer, and a second metallic silicide film; a low voltage transistor including a second floating gate electrode layer formed on the second tunneling insulating film, a third inter-gate insulating film having an aperture, a fifth and a sixth control gate electrode layer, and a third metallic silicide film; and a liner insulating film directly disposed on a first source and drain region of the memory cell transistor, a second source and drain region of the low voltage transistor, and a third source and drain regionType: GrantFiled: March 9, 2010Date of Patent: December 27, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kikuko Sugimae, Masayuki Ichige, Fumitaka Arai, Yasuhiko Matsunaga, Atsuhiro Sato
-
Publication number: 20110312172Abstract: In a method forming patterns, a layer on a substrate is patterned by a first etching process using an etch mask to form a plurality of first preliminary patterns and a plurality of second preliminary patterns. The second preliminary patterns are spaced apart from each other at a second distance larger than a first distance at which the first preliminary patterns are spaced apart. First and second coating layers are formed on sidewalls of the first and second preliminary patterns, respectively, and the first and second coating layers and portions of the first and second preliminary patterns are removed by a second etching process using the etch mask to form a plurality of first patterns and a plurality of second patterns. The first patterns have widths that are smaller than widths of the first preliminary patterns. The first patterns may have generally vertical sidewalls relative to the substrate.Type: ApplicationFiled: June 20, 2011Publication date: December 22, 2011Inventors: Min-Joon Park, Seok-Hyun Lim
-
Publication number: 20110312173Abstract: The invention relates to semiconductor devices and a method of fabricating the same. In accordance with a method of fabricating a semiconductor device according to an aspect of the invention, a tunnel insulating layer, a first conductive layer, a dielectric layer, a second conductive layer, and a gate electrode layer are sequentially stacked over a semiconductor substrate. The gate electrode layer, the second conductive layer, the dielectric layer, and the first conductive layer are patterned so that the first conductive layer partially remains to prevent the tunnel insulating layer from being exposed. Sidewalls of the gate electrode layer are etched. A first passivation layer is formed on the entire surface including the sidewalls of the gate electrode layer. At this time, a thickness of the first passivation layer formed on the sidewalls of the gate electrode layer is thicker than that of the first passivation layer formed in other areas.Type: ApplicationFiled: August 10, 2011Publication date: December 22, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Kwang Seok Jeon
-
Publication number: 20110312153Abstract: A method of making a non-volatile MOS semiconductor memory device includes a formation phase, in a semiconductor material substrate, of isolation regions filled by field oxide and of memory cells separated each other by said isolation regions The memory cells include an electrically active region surmounted by a gate electrode electrically isolated from the semiconductor material substrate by a first dielectric layer; the gate electrode includes a floating gate defined. simultaneously to the active electrically region. A formation phase of said floating gate exhibiting a substantially saddle shape including a concavity is proposed.Type: ApplicationFiled: August 26, 2011Publication date: December 22, 2011Inventors: Giorgio Servalli, Daniela Brazzelli
-
Patent number: 8080845Abstract: A semiconductor device includes a gate insulating film formed over a semiconductor substrate, a gate electrode formed over the gate insulating film, a source region formed in the semiconductor substrate, a first drain region formed on the other side of the gate electrode and formed in the semiconductor substrate, the first drain region having one end extending below the gate electrode, the first drain region having a first impurity concentration, a second drain region formed in the first drain region and spaced apart from the gate electrode by a first distance, the second drain region having a second impurity concentration higher than the first impurity concentration, a third drain region formed in the first drain region and spaced apart from the gate electrode by a second distance, the second distance being greater than the first distance, the third drain region having a third impurity concentration.Type: GrantFiled: June 17, 2009Date of Patent: December 20, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Masashi Shima
-
Publication number: 20110306197Abstract: Method of manufacturing semiconductor device are provided including forming an insulation layer having a pad on a substrate; forming an etch stop layer on the insulation layer and the pad; forming a mold structure having at least one mold layer on the etch stop layer; forming a first supporting layer on the mold structure; etching the first supporting layer and the mold structure to form a first opening exposing the etch stop layer; forming a spacer on a sidewall of the first opening; etching the etch stop layer using the spacer as an etching mask to form a second opening, different from the first opening, exposing a first portion of the pad having a first associated area; etching the etch stop layer using the spacer as an etching mask to form a third opening exposing a second portion of the pad having a second associated area, the second associated area being larger than the first associated area; and etching the mold structure to form a fourth opening having a width larger than a width of the third opening.Type: ApplicationFiled: June 9, 2011Publication date: December 15, 2011Inventors: Young-Hoo Kim, Bo-Un Yoon, Kun-Tack Lee, Dae-Hyuk Kang, Im-Soo Park
-
Publication number: 20110300703Abstract: This semiconductor memory device comprises a semiconductor substrate, a plurality of tunnel insulator films formed on the semiconductor substrate along a first direction and a second direction orthogonal to the first direction with certain spaces in each directions, a plurality of charge accumulation layers formed on the plurality of tunnel insulator films, respectively, a plurality of element isolation regions formed on the semiconductor substrate, the plurality of element isolation regions including a plurality of trenches formed along the first direction between the plurality of tunnel insulator films, a plurality of element isolation films filled in the plurality of trenches, a plurality of inter poly insulator films formed over the plurality of element isolation regions and on the upper surface and side surfaces of the plurality of charge accumulation layer along the second direction in a stripe shape, a plurality of air gaps formed between the plurality of element isolation films filled in the pluralityType: ApplicationFiled: August 17, 2011Publication date: December 8, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Atsuhiro Sato, Fumitaka Arai
-
Publication number: 20110299337Abstract: An ISFET includes a control gate coupled to a floating gate in a CMOS device. The control gate, for example, a poly-to-well capacitor, is configured to receive a bias voltage and effect movement of a trapped charge between the control gate and the floating gate. The threshold voltage of the ISFET can therefore by trimmed to a predetermined value, thereby storing the trim information (the amount of trapped charge in the floating gate) within the ISFET itself.Type: ApplicationFiled: June 4, 2010Publication date: December 8, 2011Applicant: Freescale Semiconductor, Inc.Inventors: Patrice M. Parris, Weize Chen, Richard J. De Souza, Md M. Hoque, John M. McKenna
-
Patent number: 8071443Abstract: Methods of forming dielectric structures are shown. Methods of forming dielectric structures are shown that include lutetium oxide and lanthanum aluminum oxide crystals embedded within the lutetium oxide. Specific methods shown include monolayer deposition which yields process improvements such as chemistry control, step coverage, crystallinity/microstructure control.Type: GrantFiled: July 15, 2010Date of Patent: December 6, 2011Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Publication number: 20110287624Abstract: To reduce capacitance between each adjacent two word lines in a semiconductor memory device, a first insulating film is formed, with a first gate insulating film thereunder, in an interstice between gates respectively of each adjacent two memory transistors, and in an interstice between a gate of a selective transistor and a gate of a memory transistor adjacent thereto. Additionally, a second insulating film is formed on the first insulating film, sides of the gate of each memory transistor, and a side, facing the memory transistor, of the gate of the selective transistor. A third insulating film is formed parallel to a semiconductor substrate so as to cover a metal silicide film, the first and second insulating films and fourth and fifth insulating films. Avoid part is provided in the interstice between each adjacent two gates of the memory transistors, and in the interstice between the gate of the selective transistor and the gate of the memory transistor adjacent thereto.Type: ApplicationFiled: August 3, 2011Publication date: November 24, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Hiroyuki NITTA
-
Publication number: 20110281418Abstract: According to an aspect of the present invention, there is provided a semiconductor memory device including: a semiconductor substrate having: first device regions divided by first isolation films and second device regions divided by second isolation films a gate insulating film formed on the semiconductor substrate; a first element including: a first gate formed on the gate insulating film in the first device regions, a first inter-electrode insulating film formed on the first gate and on the first isolation films, and a second gate formed on the first inter-electrode insulating film; and a second element including: a third gate formed on the gate insulating film in the second device regions, and a fourth gate formed on the third gate and on the second isolation films; wherein a thickness of the third gate is larger than a thickness of the first gate.Type: ApplicationFiled: July 27, 2011Publication date: November 17, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Mutsuo MORIKADO
-
Patent number: 8053302Abstract: A non-volatile memory device and a method of manufacturing the non-volatile memory device are provided. At least one first semiconductor layer and at least one second semiconductor layer are disposed. At least one control gate electrode is disposed between the at least one first semiconductor layer and the at least one second semiconductor layer. At least one first layer selection line is capacitively coupled to the at least one first semiconductor layer. At least one second layer selection line is capacitively coupled to the at least one second semiconductor layer.Type: GrantFiled: August 11, 2009Date of Patent: November 8, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-soo Seol, Yoon-dong Park
-
Publication number: 20110269305Abstract: An improved process forming a floating gate region of a semiconductor memory device. The process includes using a ceria slurry for chemical mechanical planarization to provide “stop on polysilicon” capabilities, allowing a thin nitride layer, or in the alternative no nitride layer, to be used and reducing the number of processing steps required to form the floating gate region.Type: ApplicationFiled: July 14, 2011Publication date: November 3, 2011Inventor: Naga Chandrasekaran
-
Publication number: 20110269304Abstract: A method for fabricating a semiconductor device includes forming a multilayer, forming a plurality of patterns by etching the multilayer and a portion of the substrate, forming a supporter to support the plurality of patterns, and removing residues formed during the etching.Type: ApplicationFiled: August 5, 2010Publication date: November 3, 2011Inventors: Gyu-Hyun Kim, Kwon Hong, Cha-Deok Dong
-
Publication number: 20110267897Abstract: A method for forming and operating an integrated circuit, including providing a substrate; forming a bottom electrode over the substrate, wherein the bottom electrode is in or over a lowest metallization layer over the substrate; forming a blocking layer over the substrate; forming a charge-trapping layer over the blocking layer; forming an insulation layer over the charge-trapping layer; forming a control gate over the insulation layer; forming a tunneling layer over the control gate; and forming a top electrode over the tunneling layer.Type: ApplicationFiled: July 13, 2011Publication date: November 3, 2011Applicant: Taiwan Semiconductor Manufacturing Company Ltd.Inventor: Shih Wei Wang
-
Patent number: 8048738Abstract: A method for forming a semiconductor device includes forming a dielectric layer over a substrate. The method further includes forming a select gate layer over the dielectric layer. The method further includes etching the select gate layer at a first etch rate to form a first portion of a sidewall of a select gate, wherein the step of etching the select gate layer at the first etch rate includes using an oxidizing agent to oxidize at least a top portion of the substrate underlying the dielectric layer to form an oxide layer. The method further includes etching the select gate layer at a second etch rate lower than the first etch rate to form a second portion of the sidewall of the select gate, wherein the step of etching the select gate layer at the second etch rate includes removing only a top portion of the dielectric layer.Type: GrantFiled: April 14, 2010Date of Patent: November 1, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Sung-Taeg Kang, Cheong Min Hong, Brian A. Winstead
-
Patent number: 8049265Abstract: Provided are semiconductor devices and methods of fabricating the same. The semiconductor device comprises: a floating gate pattern formed in a cell area of a semiconductor substrate; a dummy floating gate pattern extending from the floating gate pattern into an interface area around the cell area; and a control gate pattern intersecting the floating gate pattern at the cell area of the semiconductor substrate.Type: GrantFiled: November 28, 2008Date of Patent: November 1, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Ji Ho Hong
-
Patent number: 8043924Abstract: In a method of forming a phase-change memory unit, a conductive layer is formed on a substrate having a trench. The conductive layer is planarized until the substrate is exposed to form a first electrode. A spacer partially covering the first electrode is formed. A phase-change material layer is formed on the first electrode and the second spacer. A second electrode is formed on the phase-change material layer. Reset/set currents of the phase-change memory unit may be reduced and deterioration of the phase-change material layer may be reduced and/or prevented.Type: GrantFiled: April 9, 2009Date of Patent: October 25, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung-Chang Ryoo, Hong-Sik Jeong, Gi-Tae Jeong, Jung-Hoon Park, Yoon-Jong Song
-
Patent number: 8043951Abstract: A method of manufacturing a semiconductor device on a substrate. The method may include forming a non-volatile memory in a memory area of the substrate. The forming non-volatile memory on a substrate may include formation in the memory area of a floating gate structure and of a control gate structure which is in a stacked configuration with the floating gate structure. One or more gate material layer may be formed in a logic area of the substrate. After forming the control gate structure and the gate material layer, a filling material layer may be deposited over the logic area and the memory area. The filling material layer may be partially removed by reducing the thickness of the filling material in the logic area and the memory area, at least until a top surface of the one or more gate material layer is exposed. Logic devices may be formed in the logic area, the formation may include forming a logic gate structure from the gate material layer.Type: GrantFiled: August 1, 2007Date of Patent: October 25, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Virginie Beugin, Massud Abubaker Aminpur
-
Publication number: 20110256708Abstract: A method of manufacturing a flash memory device includes: forming a dielectric layer on an active region of a substrate having an isolation region and the active region; forming a floating gate on the dielectric layer; forming an isolation layer in the isolation region; forming a nitride layer including a first nitride layer portion formed on an exposed surface of the floating gate and a second nitride layer portion formed on an exposed surface of the isolation layer; selectively removing nitrogen atoms from the second nitride layer portion of the nitride layer; forming an inter-gate dielectric layer on both the first nitride layer portion and the isolation layer; and forming a control gate on the inter-gate dielectric layer.Type: ApplicationFiled: April 13, 2011Publication date: October 20, 2011Inventors: Jong-wan Choi, Wan-sik Hwang, Gil-heyun Choi, Eunkee Hong, Ju-seon Goo, Bo-young Lee