Characterized By Their Composition, E.g., Multilayer Masks, Materials (epo) Patents (Class 257/E21.232)
-
Publication number: 20120276747Abstract: A method for etching features in an etch layer is provided. An organic mask layer is etched, using a hard mask as an etch mask. The hard mask is removed, by selectively etching the hard mask with respect to the organic mask and etch layer. Features are etched in the etch layer, using the organic mask as an etch mask.Type: ApplicationFiled: April 28, 2011Publication date: November 1, 2012Applicant: LAM RESEARCH CORPORATIONInventors: Youn-Jin Oh, Kenji Takeshita, Hitoshi Takahashi
-
Publication number: 20120244712Abstract: According to one embodiment, a stacked film including at least a silicon oxide film is formed by stacking a plurality of films formed of different materials and a hard mask pattern is formed on the stacked film. Then, a stacked film pattern of a predetermined shape is formed by performing anisotropic etching on the stacked film by using the hard mask pattern as an etching mask and the hard mask pattern is removed. The hard mask pattern is formed by stacking at least one first hard mask layer and at least one second hard mask layer. The first hard mask layer is formed of a material having a higher removability in wet etching than the second hard mask layer. The first hard mask layer is arranged immediately above the stacked film.Type: ApplicationFiled: November 18, 2011Publication date: September 27, 2012Inventors: Shuichi TSUBATA, Hirotaka Ogihara
-
Patent number: 8273666Abstract: Formation of a bottom electrode for an MTJ device on a silicon nitride substrate is facilitated by including a protective coating that is partly consumed during etching of the alpha tantalum portion of said bottom electrode. Adhesion to SiN is enhanced by using a TaN/NiCr bilayer as “glue”.Type: GrantFiled: November 19, 2010Date of Patent: September 25, 2012Assignee: MagIC Technologies, Inc.Inventors: Rongfu Xiao, Cheng T. Horng, Ru-Ying Tong, Chyu-Jinh Torng, Tom Zhong, Witold Kula, Terry Kin Ting Ko, Wei Cao, Wai-Ming J. Kan, Liubo Hong
-
Publication number: 20120238098Abstract: A method for manufacturing a semiconductor device for forming a deep hole in a substrate by using a photoresist film formed on the substrate includes a positioning step of positioning a substrate inside an etching chamber, the substrate having a photoresist film including an opening part formed thereon, a first etching step of performing plasma etching on the substrate positioned inside the etching chamber by using a first mixed gas including at least SiF4 and O2 with the photoresist film as a mask, and a second etching step of forming a hole in the substrate by performing plasma etching on the substrate by using a second mixed gas including at least SF6, O2, and HBr after the first etching step.Type: ApplicationFiled: November 17, 2010Publication date: September 20, 2012Applicant: TOKYO ELECTRON LIMITEDInventors: Shuichiro Uda, Koji Maruyama, Yusuke Hirayama
-
Patent number: 8268712Abstract: A method of forming metal gate transistor includes providing a substrate; forming a gate dielectric layer, a work function metal layer and a polysilicon layer stacked on the substrate; forming a hard mask and a patterned photoresist on the polysilicon layer; removing the patterned photoresist, and next utilizing the hard mask as an etching mask to remove parts of the polysilicon layer and parts of the work function metal layer. Thus, a gate stack is formed. Since the patterned photoresist is removed before forming the gate stack, the gate stack is protected from damages of the photoresist-removing process. The photoresist-removing process does not attack the sidewalls of the gate stack, so a bird's beak effect of the gate dielectric layer is prevent.Type: GrantFiled: May 27, 2010Date of Patent: September 18, 2012Assignee: United Microelectronics CorporationInventors: Che-Hua Hsu, Shao-Hua Hsu, Zhi-Cheng Lee, Cheng-Guo Chen
-
Publication number: 20120220119Abstract: Interlayer connections, i.e., vertical connections, may be formed on the basis of a hard mask material, which may be positioned below, within or above an interlayer dielectric material, wherein one lateral dimension is defined by a trench mask, thereby obtaining a desired interlayer connection in a common patterning process. Furthermore, the thickness of at least certain portions of the metal lines may be adjusted with a high degree of flexibility, thereby providing the possibility of significantly reducing the overall resistivity of metal lines in metal levels, in which device performance may significantly depend on resistivity rather than parasitic capacitance.Type: ApplicationFiled: May 10, 2012Publication date: August 30, 2012Inventors: Ralf Richter, Robert Seidel, Juergen Boemmels, Thomas Foltyn
-
Patent number: 8241973Abstract: The thickness of drain and source areas may be reduced by a cavity etch used for refilling the cavities with an appropriate semiconductor material, wherein, prior to the epitaxial growth, an implantation process may be performed so as to allow the formation of deep drain and source areas without contributing to unwanted channel doping for a given critical gate height. In other cases, the effective ion blocking length of the gate electrode structure may be enhanced by performing a tilted implantation step for incorporating deep drain and source regions.Type: GrantFiled: September 5, 2008Date of Patent: August 14, 2012Assignee: Advanced Micro Devices, Inc.Inventors: Uwe Griebenow, Kai Frohberg, Frank Feustel, Thomas Werner
-
Publication number: 20120153511Abstract: A hard mask composition includes a solvent and an aromatic ring-containing compound represented by the following Chemical Formula 1:Type: ApplicationFiled: September 23, 2011Publication date: June 21, 2012Inventors: Jee-Yun SONG, Min-Soo KIM, Hwan-Sung CHEON, Seung-Bae OH, Yoo-Jeong CHOI
-
Patent number: 8173472Abstract: A semiconductor sensor of which the thickness may be reduced and a method of manufacturing a sensor body for the semiconductor sensor are provided. A total length L1 of a weight portion 5 and an additional weight portion 3 as measured in an extending direction of a centerline C is determined to be shorter than a length L2 of a support portion 7 as measured in the extending direction of the centerline C. The weight portion 5 and the additional weight portion 3 are received within a space 15 defined, being surrounded by the support portion 7. Then, dimensions and shapes of the weight portion 5 and the additional weight portion 3 are determined to allow the weight portion 5 and the additional weight portion 3 to move within the space 15.Type: GrantFiled: January 24, 2011Date of Patent: May 8, 2012Assignee: Hokuriku Electric Industry Co., Ltd.Inventors: Tsutomu Sawai, Kazuya Komori
-
Publication number: 20120034779Abstract: In a semiconductor device manufacturing method, an etching mask (75b) having a predetermined opening pattern is formed on an etching target film (74) disposed on a target object. Then, an etching process is performed on the etching target film (74) through the opening pattern of the etching mask (75b) within a first process chamber, thereby forming a groove or hole (78a) in the etching target film. Then, the target object treated by the etching process is transferred from the first process chamber to a second process chamber, within a vacuum atmosphere. Then, a silylation process is performed on a side surface of the groove or hole (78a), which is an exposed portion of the etching target film (74), within the second process chamber.Type: ApplicationFiled: October 19, 2011Publication date: February 9, 2012Inventors: Satoru SHIMURA, Kazuhiro Kubota, Ryuichi Asako, Seiichi Takayama
-
Publication number: 20120015143Abstract: The invention provides an epitaxial substrate and fabrication thereof. The epitaxial substrate according to the invention includes a crystalline substrate. In particular, the crystalline substrate has an epitaxial surface which is nano-rugged and non-patterned. The epitaxial substrate according to the invention thereon benefits a compound semiconductor material in growth of epitaxy films with excellent quality. Moreover, the fabrication of the epitaxial substrate according to the invention has advantages of low cost and rapid production.Type: ApplicationFiled: June 22, 2011Publication date: January 19, 2012Applicant: Sino-American Silicon Products Inc.Inventors: Jiunn-Yih Chyan, Jer-Liang Yeh, Wen-Ching Hsu, Suz-Hua Ho
-
Publication number: 20120003838Abstract: Line-wiggling and striation caused by collapse of a pattern after a silicon dioxide film is etched by plasma with the use of a multilayer resist mask are prevented or suppressed. In a plasma etching method of etching a film to be etched by plasma with the use of a multilayer resist mask, the multilayer resist mask includes an upper layer resist, an inorganic intermediate film, and a lower layer resist, and the method includes a side wall protective film forming step of forming a side wall protective film on a side wall of the lower layer resist.Type: ApplicationFiled: August 12, 2010Publication date: January 5, 2012Inventors: Kazumasa Ookuma, Akito Kouchi, Kenichi Kuwahara, Michikazu Morimoto, Go Saito
-
Publication number: 20120003835Abstract: An exemplary method of etching sacrificial layer includes steps of: providing a substrate formed with a sacrificial layer and defined with a first region and a second region, the sacrificial layer disposed in both the first and second regions; forming a hard mask covering the first region while exposing the second region; performing a first etching process on the sacrificial layer to thin the sacrificial layer while forming a byproduct film overlying the thinned sacrificial layer; performing a second etching process on the byproduct film to remove a portion of the byproduct layer for exposing a portion of the thinned sacrificial layer, while another portion of the byproduct film disposed on sidewalls of the thinned sacrificial layer being remained; and performing a third etching process on the thinned sacrificial layer, to remove the portion of the thinned sacrificial layer exposed in the second etching process.Type: ApplicationFiled: July 5, 2010Publication date: January 5, 2012Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chan-Lon YANG, Yeng-Peng Wang, Chiu-Hsien Yeh
-
Patent number: 8062971Abstract: Structures and methods of forming metallization layers on a semiconductor component are disclosed. The method includes etching a metal line trench using a metal line mask, and etching a via trench using a via mask after etching the metal line trench. The via trench is etched only in regions common to both the metal line mask and the via mask.Type: GrantFiled: March 19, 2008Date of Patent: November 22, 2011Assignee: Infineon Technologies AGInventors: Philipp Riess, Erdem Kaltalioglu, Hermann Wendt
-
Publication number: 20110159686Abstract: A method for forming a fine pattern having a variable width by simultaneously using an optimal focused electron beam and a defocused electron beam in a light exposure process Includes, after forming a first film on a substrate, forming a first film pattern including a first level area and a second level area having different distances from the substrate by changing a profile of an upper surface of the first film. A photoresist film having a first area covering the first level area and a second area covering the second level area is formed. To simultaneously light-expose the first area and the second area with the same width, a light exposure condition, in which an optimal focused electron beam is eradiated on the first area and a defocused electron beam is eradiated on the second area, is applied.Type: ApplicationFiled: August 30, 2010Publication date: June 30, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Yong-ju Jung
-
Patent number: 7951720Abstract: Forming contact holes of a semiconductor device includes forming a reaction layer that is provided with a reaction pattern on a semiconductor substrate. Subsequently, a self-assembled monolayer is formed by injecting a polymer from a functional group that is capable of being chemically bonded to the reaction pattern. A coating layer is then formed on substantially all of the structure that includes the self-assembled monolayer. Afterwards, the contact holes are formed on the semiconductor substrate by performing an etching process.Type: GrantFiled: June 29, 2009Date of Patent: May 31, 2011Assignee: Hynix Semiconductor Inc.Inventors: Jun Hyung Park, Ki Sung Kwon
-
Patent number: 7927897Abstract: A photoresist composition includes a binder resin, a photo acid generator, an acryl resin having four different types of monomers, and a solvent.Type: GrantFiled: December 3, 2008Date of Patent: April 19, 2011Assignees: Samsung Electronics Co., Ltd., AZ Electronic Materials (Japan) K.K.Inventors: Hi-Kuk Lee, Sang-Hyun Yun, Min-Soo Lee, Deok-Man Kang, Sae-Tae Oh, Jae-Young Choi
-
Patent number: 7902006Abstract: In manufacturing a thin film transistor array substrate, a passivation film is formed over the transistors. A first photoresist pattern is formed over the passivation film, with a first portion partially overlying at least one source/drain electrode of each transistor and overlying each pixel electrode region, and with a second portion thicker than the first portion. The passivation film is patterned using the first photoresist pattern as a mask. The first photoresist pattern's first portion is removed to form a second photoresist pattern which protrudes upward around the pixel electrode regions. A transparent conductive film is formed with recesses in the pixel electrode regions. A masking pattern is formed over the transparent film in each pixel electrode region, the masking pattern's top surface being below a top of the transparent film. The transparent film is patterned using the masking pattern as a mask to form the pixel electrodes.Type: GrantFiled: May 6, 2009Date of Patent: March 8, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Woong-Kwon Kim, Ho-Jun Lee, Hong-Kee Chin, Sang-Heon Song, Jung-Suk Bang, Jun-Ho Song, Byeong-Jae Ahn, Bae-Heuk Yim
-
Publication number: 20110027993Abstract: A method of forming fine patterns of a semiconductor device is provided. The method includes forming plural preliminary first mask patterns, which are spaced apart from each other by a first distance in a direction parallel to a surface of a substrate, on the substrate; forming an acid solution layer on the substrate to cover the plural preliminary first mask patterns; forming plural first mask patterns which are spaced apart from each other by a second distance larger than the first distance, of which upper and side portions are surrounded by acid diffusion regions having first solubility; exposing the first acid diffusion regions by removing the acid solution layer; forming a second mask layer having second solubility lower than the first solubility in spaces between the acid diffusion regions; and forming plural second mask patterns located between the plural first mask patterns, respectively, by removing the acid diffusion regions by the dissolvent.Type: ApplicationFiled: June 7, 2010Publication date: February 3, 2011Inventors: Seongho Moon, Yool Kang, HyoungHee Kim, Seokhwan Oh, So-Ra Han, Seongwoon Choi
-
Patent number: 7858458Abstract: A method of manufacturing a memory device includes an nMOS region and a pMOS region in a substrate. A first gate is defined within the nMOS region, and a second gate is defined in the pMOS region. Disposable spacers are simultaneously defined about the first and second gates. The nMOS and pMOS regions are selectively masked, one at a time, and LDD and Halo implants performed using the same masks as the source/drain implants for each region, by etching back spacers between source/drain implant and LDD/Halo implants. All transistor doping steps, including enhancement, gate and well doping, can be performed using a single mask for each of the nMOS and pMOS regions. Channel length can also be tailored by trimming spacers in one of the regions prior to source/drain doping.Type: GrantFiled: June 14, 2005Date of Patent: December 28, 2010Assignee: Micron Technology, Inc.Inventor: Suraj Mathew
-
Patent number: 7846844Abstract: A method for fabricating a saddle type fin transistor includes: preparing a substrate where a device isolation structure is already formed; forming a hard mask pattern over the substrate, the hard mask pattern including a coating layer obtained through a coating method; and performing an etching process using the hard mask pattern as an etch mask to form a saddle type fin. The hard mask pattern may be formed in a stack structure including an amorphous carbon layer and the coating layer.Type: GrantFiled: October 6, 2009Date of Patent: December 7, 2010Assignee: Hynix Semiconductor Inc.Inventor: Kwang-Ok Kim
-
Publication number: 20100297850Abstract: A selective self-aligned dual patterning method. The method includes performing a single lithography operation to form a patterned mask having a narrow feature in a region of a substrate that is to a have pitch-reduced feature and a wide feature in a region of the substrate that is to have a non-pitch-reduced feature. Using the patterned mask, a template mask is formed with a first etch and the patterned mask is then removed from the narrow feature while being retained over the wide feature. The template mask is then thinned with a second etch to introduce a thickness delta in the template mask between the narrow and wide features. A spacer mask is then formed and the thinned narrow template mask is removed to leave a pitch double spacer mask while the thick wide template mask feature is retained to leave a non-pitch reduced mask.Type: ApplicationFiled: July 17, 2009Publication date: November 25, 2010Inventors: Hun Sang Kim, Hyungje Woo, Shinichi Koseki, Eda Tuncel, Chung Liu
-
Patent number: 7838436Abstract: Formation of a bottom electrode for an MTJ device on a silicon nitride substrate is facilitated by including a layer of ruthenium near the silicon nitride surface. The ruthenium is a good electrical conductor and it responds differently from Ta and TaN to certain etchants. Adhesion to SiN is enhanced by using a TaN/NiCr bilayer as “glue”. Thus, said included layer of ruthenium may be used as an etch stop layer during the etching of Ta and/or TaN while the latter materials may be used to form a hard mask for etching the ruthenium without significant corrosion of the silicon nitride surface.Type: GrantFiled: September 28, 2006Date of Patent: November 23, 2010Assignee: MagIC Technologies, Inc.Inventors: Rongfu Xiao, Cheng T. Horng, Ru-Ying Tong, Chyu-Jinh Torng, Tom Zhong, Witold Kula, Terry Kin Ting Ko, Wei Cao, Wai-Ming J. Kan, Liubo Hong
-
Patent number: 7821044Abstract: Embodiments are an improved transistor structure and the method of fabricating the structure. In particular, a wet etch of an embodiment forms source and drain regions with an improved tip shape to improve the performance of the transistor by improving control of short channel effects, increasing the saturation current, improving control of the metallurgical gate length, increasing carrier mobility, and decreasing contact resistance at the interface between the source and drain and the silicide.Type: GrantFiled: January 15, 2008Date of Patent: October 26, 2010Assignee: Intel CorporationInventors: Mark T. Bohr, Steven J. Keating, Thomas A. Letson, Anand S. Murthy, Donald W. O'Neill, Willy Rachmady
-
Publication number: 20100255616Abstract: A method of manufacturing a substrate for a liquid discharge head having a supply port passing through a silicon substrate provided with an energy-generating element generating the energy used to discharge a liquid and allowing liquid to be supplied to the energy-generating element, includes preparing a silicon substrate in which a first etching mask having a first opening is provided on a first face, and a second etching mask having a second opening is provided on a second face that is the rear face of the first face; forming a first recess towards the second face from the first face within the first opening, and forming a second recess towards the first face from the second face within in the second opening; and performing crystalline anisotropic etching using the first and second etching masks as masks from both of the first and second faces, to form the supply port.Type: ApplicationFiled: March 10, 2010Publication date: October 7, 2010Applicant: CANON KABUSHIKI KAISHAInventors: Satoshi Kokubo, Masahiko Kubota
-
Patent number: 7759257Abstract: Methods are disclosed generally directed to design and synthesis of quantum dot nanoparticles having improved uniformity and size. In a preferred embodiment, a release layer is deposited on a semiconductor wafer. A heterostructure is grown on the release layer using epitaxial deposition techniques. The heterostructure has at least one layer of quantum dot material, and optionally, one or more layers of reflective Bragg reflectors. A mask is deposited over a top layer and reactive ion-beam etching applied to define a plurality of heterostructures. The release layer can be dissolved releasing the heterostructures from the wafer. Some exemplary applications of these methods include formation of fluorophore materials and high efficiency photon emitters, such as quantum dot VCSEL devices. Other applications include fabrication of other optoelectronic devices, such as photodetectors.Type: GrantFiled: December 6, 2007Date of Patent: July 20, 2010Assignee: Spire CorporationInventor: Kurt J. Linden
-
Patent number: 7754591Abstract: A method for forming a fine pattern of a semiconductor device include forming a stack structure including a 1st layer hard mask film to a nth layer hard mask film (n is an integer ranging from 2 or more) over an underlying layer formed over a semiconductor substrate. The nth layer hard mask film, the top layer, is selectively etched to obtain a first hard mask pattern of the nth layer. A second hard mask pattern of the nth layer is formed between the first hard mask patterns of the nth layer. A (n?1)th layer hard mask film is etched using the first and the second hard mask pattern of the nth layer as etching masks. The (c) step to the (d) step repeat to form the first and the second hard mask patterns of the 1st layer over the underlying layer. And, the underlying layer is etched using the first and second hard mask patterns of the 1st layer as etching masks.Type: GrantFiled: February 8, 2007Date of Patent: July 13, 2010Assignee: Hynix Semiconductor Inc.Inventor: Jae Chang Jung
-
Patent number: 7749903Abstract: A method for self-aligned gate patterning is disclosed. Two masks are used to process adjacent semiconductor components, such as an nFET and pFET that are separated by a shallow trench isolation region. The mask materials are chosen to facilitate selective etching. The second mask is applied while the first mask is still present, thereby causing the second mask to self align to the first mask. This avoids the undesirable formation of a stringer over the shallow trench isolation region, thereby improving the yield of a semiconductor manufacturing operation.Type: GrantFiled: February 7, 2008Date of Patent: July 6, 2010Assignee: International Business Machines CorporationInventors: Scott D. Halle, Matthew E. Colburn, Bruce B. Doris, Thomas W. Dyer
-
Patent number: 7749864Abstract: A semiconductor device with a thinned semiconductor chip and a method for producing the latter is disclosed. In one embodiment, the thinned semiconductor chip has a top side with contact areas and a rear side with a rear side electrode. In this case, the rear side electrode is cohesively connected to a chip pad of a circuit carrier via an electrically conductive layer. In another embodiment, the thinned semiconductor chips of this semiconductor device according to the invention have low-microdefect edge side regions with semiconductor element structures and edge sides patterned by etching technology.Type: GrantFiled: October 3, 2007Date of Patent: July 6, 2010Assignee: Infineon Technologies AGInventors: Michael Bauer, Ludwig Heitzer, Jens Pohl, Peter Strobel, Christian Stuempfl
-
Publication number: 20100167494Abstract: A disclosed selective etching method comprises mixing a polymer with carbon nanotubes, applying the mixture to an etching target layer to form a carbon nanotube-polymer composite layer, forming a hard mask by patterning the carbon nanotube-polymer composite layer, such that a part of the etching target layer is selectively exposed, and selectively etching the etching target layer exposed through the hard mask. The polymer preferably includes a photoresist. Also disclosed is a method for forming an isolation structure of a memory device using the selective etching method.Type: ApplicationFiled: February 12, 2010Publication date: July 1, 2010Applicant: Hynix Semiconductor Inc.Inventor: Dae Jin Park
-
Patent number: 7723230Abstract: A method for designing a photomask pattern is provided. First, all line ends of object patterns are determined with reference to layout data. Then, object patterns, front edge portions, and joints, which are aligned on the same line extending along the Y-axis, are connected to form first reticle data. Reticle pattern data having data representing binding portions serving as light blocking portions is formed. The front edge portions being adjacent to each other and aligned in the X-axis are connected and adjacent joints being aligned in the same manner as the front edge portions are also connected to form second reticle data. Then, portions are provided at central regions between the binding portions so as to connect the adjacent binding portions including the front edge portions and the joints. Then, reticle data having data representing the binding portions serving as transparent patterns is formed.Type: GrantFiled: September 17, 2008Date of Patent: May 25, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Yuji Setta
-
Patent number: 7718081Abstract: A method of etching a substrate is provided. The method of etching a substrate includes transferring a pattern into the substrate using a double patterned amorphous carbon layer on the substrate as a hardmask. Optionally, a non-carbon based layer is deposited on the amorphous carbon layer as a capping layer before the pattern is transferred into the substrate.Type: GrantFiled: June 2, 2006Date of Patent: May 18, 2010Assignee: Applied Materials, Inc.Inventors: Wei Liu, Jim Zhongyi He, Sang H. Ahn, Meihua Shen, Hichem M'Saad, Wendy H. Yeh, Christopher D. Bencher
-
Patent number: 7713755Abstract: A high-amplitude magnetic angle sensor is described along with a process for its manufacture. A thin tantalum nitride hard mask, used to pattern the device, is left in place within the completed structure but, by first converting most of it to tantalum oxide, its effect on current shunting is greatly reduced.Type: GrantFiled: December 11, 2008Date of Patent: May 11, 2010Assignee: MagIC Technologies, Inc.Inventors: Rongfu Xiao, Ruth Tong, Witold Kula, Chyu-Jiuh Torng
-
Publication number: 20100093172Abstract: A method of forming fine patterns of a semiconductor device includes forming a plurality of first mask patterns on a substrate such that the plurality of first mask patterns are separated from one another by a space located therebetween, in a direction parallel to a main surface of the substrate, forming a plurality of capping films formed of a first material having a first solubility in a solvent on sidewalls and a top surface of the plurality of first mask patterns. The method further includes forming a second mask layer formed of a second material having a second solubility in the solvent, which is less than the first solubility, so as to fill the space located between the plurality of first mask patterns, and forming a plurality of second mask patterns corresponding to residual portions of the second mask layer which remain in the space located between the plurality of first mask patterns, after removing the plurality of capping films and a portion of the second mask layer using the solvent.Type: ApplicationFiled: April 29, 2009Publication date: April 15, 2010Inventors: Hyoung-hee KIM, Yool KANG, Seong-woon CHOI, Jin-young YOON
-
Patent number: 7670925Abstract: A semiconductor device is disclosed that includes multiple logic circuit cells having respective logic circuits formed therein; and multiple interconnects connected to the corresponding logic circuit cells. At least one of the interconnects has an opening formed therein so as to have an opening ratio different from one or more of the opening ratios of the remaining interconnects.Type: GrantFiled: December 17, 2007Date of Patent: March 2, 2010Assignee: Fujitsu LimitedInventors: Hideki Kitada, Takahiro Kimura
-
Patent number: 7655568Abstract: Disclosed herein is a method for manufacturing a semiconductor device that includes performing an O2 plasma treatment step after forming a Si-containing photoresist film.Type: GrantFiled: August 29, 2006Date of Patent: February 2, 2010Assignee: Hynix Semiconductor Inc.Inventors: Sung Koo Lee, Jae Chang Jung
-
Patent number: 7638369Abstract: There is provided a semiconductor chip having fuses. The semiconductor chip includes fuses each having a first terminal electrically connected to a first logic circuit, a second terminal electrically connected to a second logic circuit, and a blowable region formed between the first terminal and the second terminal; and fuse residues each having the same patterns with those of the first terminal and the second terminal of the fuses, and configured so that patterns corresponded to the first terminals and the second terminals are electrically disconnected from each other.Type: GrantFiled: February 3, 2006Date of Patent: December 29, 2009Assignee: NEC Electronics CorporationInventors: Takashi Sakoh, Ryo Kubota
-
Patent number: 7629263Abstract: A semiconductor sensor production method includes the steps of (A) forming a first etching mask layer on a support part segment of a backside semiconductor layer, except on a portion of the support part segment which portion is along edges of the support part segment; (B) forming a second etching mask layer on the support part segment and a proof mass part segment of the backside semiconductor layer; (C) selectively removing segments of the back side semiconductor layer between the proof mass part segment and the support part segment by performing etching; (D) making the proof mass part segment of the back side semiconductor layer thinner than the support part segment of the back side semiconductor layer by performing etching; and (E) removing the first etching mask layer by using a wet etching method.Type: GrantFiled: July 18, 2006Date of Patent: December 8, 2009Assignee: Ricoh Company, Ltd.Inventor: Masami Seto
-
Publication number: 20090267175Abstract: Double patterning techniques and structures are generally described. In one example, a method includes depositing a first photoresist to a semiconductor substrate, forming a first integrated circuit (IC) pattern in the first photoresist, the first IC pattern comprising one or more trench structures, protecting the first IC pattern in the first photoresist from actions that form a second IC pattern in a second photoresist, depositing the second photoresist to the first IC pattern, and forming the second IC pattern in the second photoresist, the second IC pattern comprising one or more structures that are sufficiently close to the one or more trench structures of the first IC pattern to cause scumming of the second photoresist in the one or more trench structures of the first IC pattern.Type: ApplicationFiled: April 29, 2008Publication date: October 29, 2009Inventors: Charles H. Wallace, Matthew Tingey, Swaminathan Sivakumar
-
Publication number: 20090215272Abstract: A method for providing features in an etch layer is provided by forming an organic mask layer over the inorganic mask layer, forming a silicon-containing mask layer over the organic mask layer, forming a patterned mask layer over the silicon-containing mask layer, etching the silicon-containing mask layer through the patterned mask, depositing a polymer over the etched silicon-containing mask layer, depositing a silicon-containing film over the polymer, planarizing the silicon-containing film, selectively removing the polymer leaving the silicon-containing film, etching the organic layer, and etching the inorganic layer.Type: ApplicationFiled: February 5, 2009Publication date: August 27, 2009Applicant: LAM RESEARCH CORPORATIONInventors: S. M. Reza Sadjadi, Lumin Li, Andrew R. Romano
-
Patent number: 7569913Abstract: A method for forming an etch-stop layer and a resulting structure fabricated therefrom. The etch-stop layer has a semiconductor layer having a first surface and a boron layer formed below the first surface of the semiconductor layer. The boron layer has a full-width half-maximum (FWHM) thickness value of less than 100 nanometers. The boron layer is formed by a chemical vapor deposition (CVD) system.Type: GrantFiled: October 26, 2006Date of Patent: August 4, 2009Assignee: Atmel CorporationInventor: Darwin G. Enicks
-
Publication number: 20090146168Abstract: Provided are a high efficiency light emitting diode and a method for fabricating the same, in which a multi-layer reflector is laminated to a surface emission type light emitting diode to improve the efficiency of a light emitting diode. A high efficiency reflector is integrated on the light emitting diode using a dry etching process and a wet etching process. Although light produced from an active layer when applying a current thereto is emitted in several directions, the reflectors formed both sides of the active layer reflect the emitted light toward a surface of a semiconductor substrate, thus improving the light efficiency. Compared with the existing light emitting diode, the structure of the proposed light emitting diode is more efficient and therefore it can be used as a light source having low power consumption and high brightness. Also, the light emitting diode can be fabricated using the existing semiconductor process, thus reducing the complexity of the fabricating process.Type: ApplicationFiled: July 7, 2006Publication date: June 11, 2009Applicants: Wavenics Inc., Korea Advanced Institute of Science and TechnologyInventors: Young-Se Kwon, Jae-Ho Kim
-
Patent number: 7534672Abstract: In one embodiment, a tiered gate device is provided including a source, a drain, and a gate foot therebetween. A gate head is attached to the gate foot. A source extension extends from on the source toward the gate foot along the substrate. In some embodiments a drain extension extends from on the drain toward the gate foot along the substrate.Type: GrantFiled: September 8, 2006Date of Patent: May 19, 2009Assignee: HRL Laboratories, LLCInventors: Ivan Milosavljevic, Adele Schmitz, Michael Antcliffe, Ming Hu
-
Patent number: 7534727Abstract: A predetermined pattern containing a plurality of gate patterns, in the process of formation thereof, is classified into fine gate patterns and the other patterns (S102), and a hard mask film is formed on a process target film (S106). Next, a first resist film having a fine first pattern is formed on the hard mask film, and the hard mask film is then patterned (S108). Thereafter, a resist film having a separate pattern is formed on the hard mask film, and a process target film is selectively dry-etched through the hard mask film and the resist film used as masks (S110 and S112).Type: GrantFiled: November 16, 2006Date of Patent: May 19, 2009Assignee: NEC Electronics CorporationInventor: Masashi Fujimoto
-
Patent number: 7495266Abstract: A semiconductor-based structure includes first and second layers bonded directly to each other at an interface. Parallel to the interface, the lattice spacing of the second layer is different than the lattice spacing of the first layer. The first and second layers are each formed of essentially the same semiconductor. A method for making a semiconductor-based structure includes providing first and second layers that are formed of essentially the same semiconductor. The first and second layers have, respectively, first and second surfaces. The second layer has a different lattice spacing parallel to the second surface than the lattice spacing of the first layer parallel to the first surface. The method includes contacting the first and second surfaces, and annealing to promote direct atomic bonding between the first and second layers.Type: GrantFiled: June 16, 2004Date of Patent: February 24, 2009Assignee: Massachusetts Institute of TechnologyInventors: David M. Isaacson, Eugene A. Fitzgerald
-
Patent number: 7494858Abstract: Embodiments are an improved transistor structure and the method of fabricating the structure. In particular, a wet etch of an embodiment forms source and drain regions with an improved tip shape to improve the performance of the transistor by improving control of short channel effects, increasing the saturation current, improving control of the metallurgical gate length, increasing carrier mobility, and decreasing contact resistance at the interface between the source and drain and the silicide.Type: GrantFiled: June 30, 2005Date of Patent: February 24, 2009Assignee: Intel CorporationInventors: Mark T. Bohr, Steven J. Keating, Thomas A. Letson, Anand S. Murthy, Donald W. O'Neill, Willy Rachmady
-
Patent number: 7482178Abstract: A method and apparatus for monitoring the stability of a substrate processing chamber and for adjusting the process recipe. Thickness and CD measurement data are collected before wafer processing and after wafer processing by an integrated or an in-situ metrology tool to monitor process chamber stability and to adjust the process recipe. The real time chamber stability monitoring enabled by the integrated metrology tool reduces the risk and cost of wafer mis-processing. The real time process recipe adjustment allows tightening of the process recipe. Process development cycle can also be reduced by the method and apparatus.Type: GrantFiled: August 6, 2003Date of Patent: January 27, 2009Assignee: Applied Materials, Inc.Inventors: David S. L. Mui, Wei Liu, Hiroki Sasano
-
Patent number: 7479433Abstract: A method of manufacturing a semiconductor device includes depositing a mask material to be patterned into a desired target pattern on an underlying material; patterning the mask material into a preparatory pattern including the target pattern and being larger than the target pattern; patterning the mask material into the target pattern; and processing the underlying material by using the mask material, which has been patterned, as a mask.Type: GrantFiled: May 5, 2006Date of Patent: January 20, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Toshiaki Komukai, Hideaki Harakawa
-
Publication number: 20090004875Abstract: Methods for forming an ultra thin structure using a method that includes trimming a mask layer during an etching process are provided. The embodiments described herein may be advantageously utilized to fabricate a submicron structure on a substrate having a critical dimension less than 55 nm and beyond. In one embodiment, a method of forming a submicron structure on a substrate may include providing a substrate having a patterned photoresist layer disposed on a film stack into an etch chamber, wherein the film stack includes at least a hardmask layer disposed on an underlying layer, trimming the photoresist layer to a first predetermined critical dimension, etching the hardmask layer through openings defined by the trimmed photoresist layer, trimming the hardmask layer to a second predetermined critical dimension, and etching the underlying layer through openings defined by the trimmed hardmask layer.Type: ApplicationFiled: June 27, 2008Publication date: January 1, 2009Inventors: Meihua Shen, Diana Xiaobing Ma, Wendy H. Yeh, Kenneth MacWilliams, Wei Liu, Thorsten B. Lill
-
Patent number: 7462566Abstract: In the process of forming a predetermined pattern in a process target film, a stacked hard mask film having a first film, a second film and a third film stacked in this order is formed on the process target film (S100), fine line patterns are formed in the third film through a fine-pattern-forming resist film while using the second film as an etching stopper (S102), and the fine-pattern-forming resist film is removed (S104). Subsequently, light exposure is carried out using a resist film (S106 to S110), and the second film, the first film and the process target film are then selectively dry-etched in a sequential manner, to thereby form the process target film into a predetermined pattern (S112). The first film remained on the process target film is then removed (S114).Type: GrantFiled: November 16, 2006Date of Patent: December 9, 2008Assignee: NEC Electronics CorporationInventors: Masato Fujita, Kensuke Taniguchi, Akira Mitsuiki