Of Silicon Body, E.g., For Gettering (epo) Patents (Class 257/E21.318)
E Subclasses
-
Publication number: 20090218661Abstract: A silicon substrate is manufactured from single-crystal silicon which is grown to have a carbon concentration equal to or higher than 1.0×1016 atoms/cm3 and equal to or lower than 1.6×1017 atoms/cm3 and an initial oxygen concentration equal to or higher than 1.4×1018 atoms/cm3 and equal to or lower than 1.6×1018 atoms/cm3 by a CZ method. A device is formed on a front, the thickness of the silicon substrate is equal to or more than 5 ?m and equal to or less than 40 ?m, and extrinsic gettering which produces residual stress equal to or more than 5 Mpa and equal to or less than 200 Mpa is applied to a back face of the substrate.Type: ApplicationFiled: February 24, 2009Publication date: September 3, 2009Applicant: SUMCO CORPORATIONInventors: Kazunari Kurita, Shuichi Omote
-
Patent number: 7582899Abstract: There are provided a semiconductor device having an overlay measurement mark, and a method of fabricating the same. The semiconductor device includes a scribe line region disposed on a semiconductor substrate. A first main scale layer having a first group of line and space patterns and a second group of line and space patterns is disposed on the scribe line region. Line-shaped second main scale patterns are disposed on space regions of the first group of the line and space patterns. Line-shaped vernier scale patterns are disposed on space regions of the second group of the line and space patterns. In the method, a first main scale layer having a first group of line and space patterns and a second group of line and space patterns is formed on a semiconductor substrate. Line-shaped second main scale patterns are formed on space regions of the first group of the line and space patterns. Line-shaped vernier scale patterns are formed on space regions of the second group of the line and space patterns.Type: GrantFiled: December 8, 2005Date of Patent: September 1, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Cha-Won Koh, Sang-Gyun Woo, Seok-Hwan Oh, Gi-Sung Yeo, Hyun-Jae Kang, Jang-Ho Shin
-
Publication number: 20090199902Abstract: The aim of the invention is to improve the energy yield efficiency of solar cells. According to the invention, the silicon material is doped with one or more different lanthanides such that said material penetrates into a layer approximately 60 nm deep. Photons, whose energy is at least double that of the 1.2 eV silicon material band gap, are thus converted into at least two photons having energy in the region of the silicon band gap, by excitation and recombination of the unpaired 4f electrons of the lanthanides. As a result, additional photons having advantageous energy close to the silicon band gap are provided for electron-hole pair formation.Type: ApplicationFiled: May 31, 2007Publication date: August 13, 2009Applicant: SCHMID TECHNOLOGY SYSTEMS GMBHInventor: Dirk Habermann
-
Publication number: 20090197049Abstract: The invention relates to a method for dry chemical treatment of substrates selected from the group comprising silicon, ceramic, glass, and quartz glass, in which the substrate is treated in a heated reaction chamber with a gas which contains hydrogen chloride as etching agent, and also to a substrate which can be produced in this way. The invention likewise relates to uses of the previously mentioned method.Type: ApplicationFiled: December 6, 2006Publication date: August 6, 2009Inventors: Stefan Reber, Gerhard Willeke
-
Publication number: 20090195296Abstract: In a bipolar semiconductor device such that electrons and holes are recombined in a silicon carbide epitaxial film grown from the surface of a silicon carbide single crystal substrate at the time of on-state forward bias operation; an on-state forward voltage increased in a silicon carbide bipolar semiconductor device is recovered by shrinking the stacking fault area enlarged by on-state forward bias operation. In a method of this invention, the bipolar semiconductor device in which the stacking fault area enlarged and the on-state forward voltage has been increased by on-state forward bias operation, is heated at a temperature of higher than 350° C.Type: ApplicationFiled: August 4, 2006Publication date: August 6, 2009Applicants: THE KANSAI ELECTRIC POWER CO., INC., CENTRAL RESEARCH INSTITUTE OF ELECTRIC POWER INDUSTRYInventors: Toshiyuki Miyanagi, Hidekazu Tsuchida, Isaho Kamata, Yoshitaka Sugawara, Koji Nakayama, Ryosuke Ishii
-
Publication number: 20090197396Abstract: The present invention provides a method for producing a silicon wafer at least including a step of performing RTA heat treatment with respect to a silicon wafer in an atmospheric gas, wherein nitrogen gas is used as the atmospheric gas, which is mixed with oxygen at a concentration of less than 100 ppm so as to perform the heat treatment. Hereby a method for producing a high-quality wafer can be provided, where the RTA heat treatment subject to the silicon wafer can be performed at a low temperature or over a short period of time, so that generation of slip dislocation of the silicon wafer can be suppressed, and at the same time vacancies can be implanted inside the silicon wafer without using NH3.Type: ApplicationFiled: May 24, 2007Publication date: August 6, 2009Applicant: Shin-Etsu Handotai Co., Ltd.Inventor: Wei Feig Qu
-
Patent number: 7564082Abstract: One aspect of this disclosure relates to a semiconductor structure, comprising a gettering region proximate to a device region in a semiconductor wafer. The gettering region includes a precisely-determined arrangement of a plurality of precisely-formed voids through a surface transformation process. Each of the voids has an interior surface that includes dangling bonds such that the plurality of voids getter impurities from the at least one device region. The structure includes a transistor formed using the device region. The transistor includes a gate dielectric over the device region, a gate over the gate dielectric, and a first diffusion region and a second diffusion region formed in the device region. The first and second diffusion regions are separated by a channel region formed in the device region between the gate and the proximity gettering region.Type: GrantFiled: November 30, 2006Date of Patent: July 21, 2009Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Joseph E. Geusic
-
Publication number: 20090140242Abstract: Method of producing a semiconductor device, comprising: a) providing a semiconductor substrate, b) making a first amorphous layer in a top layer of the semiconductor substrate by a suitable implant, the first amorphous layer having a first depth, c) implanting a first dopant into the semiconductor substrate to provide the first amorphous layer with a first doping profile, d) applying a first solid phase epitaxial regrowth action to partially regrow the first amorphous layer and form a second amorphous layer having a second depth that is less than the first depth and activate the first dopant, e) implanting a second dopant into the semiconductor substrate to provide the second amorphous layer with a second doping profile with a higher doping concentration than the first doping profile, f) applying a second solid phase epitaxial regrowth action to regrow the second amorphous layer and activate the second dopant.Type: ApplicationFiled: December 2, 2004Publication date: June 4, 2009Applicant: KONINKLIJKE PHILIPS ELECTRONIC, N.V.Inventors: Bartlomiej Jan Pawlak, Raymond James Duffy, Richard Lindsay
-
Patent number: 7538011Abstract: An object is to reduce the number of high temperature (equal to or greater than 600° C.) heat treatment process steps and achieve lower temperature (equal to or less than 600° C.) processes, and to simplify the process steps and increase throughput in a method of manufacturing a semiconductor device. With the present invention, a barrier layer, a second semiconductor film, and a third semiconductor film containing a noble (rare) gas element are formed on a first semiconductor film having a crystalline structure. Gettering is performed and a metallic element contained in the first semiconductor film passes through the barrier layer and the second semiconductor film by a heat treatment process, and moves to the third semiconductor film. The second semiconductor film and the third semiconductor film are then removed, with the barrier layer used as an etching stopper.Type: GrantFiled: August 7, 2007Date of Patent: May 26, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Osama Nakamura, Masayuki Kajiwara, Junichi Koezuka, Koji Dairiki, Toru Mitsuki, Toru Takayama, Hideto Ohnuma, Taketomi Asami, Mitsuhiro Ichijo
-
Patent number: 7538044Abstract: When high purity silicon is produced through a gas-phase reaction between silicon tetra-chloride and zinc in a reaction furnace, the produce silicon is obtained as block or molten state. after the reaction in which the silicon is not in contact with air and reaction temperature is maintained at melting point of the silicon or less.Type: GrantFiled: September 11, 2003Date of Patent: May 26, 2009Assignee: Kinotech Solar Energy CorporationInventors: Takayuki Shimamune, Tadashi Yoshikawa, Hiroshi Fukuoka, Nobuo Ishizawa
-
Publication number: 20090130823Abstract: A method of forming a semiconductor device is provided, which may include, but is not limited to, the following processes. Grooves may be formed in an insulating region and in a semiconductor region, while forming burrs near the boundary between the insulating region and the semiconductor region. Protection films may be selectively formed on inside walls of the grooves except on bottom walls of the grooves. A selective thermal process may be carried out in the presence of the protection films, thereby removing the burrs.Type: ApplicationFiled: November 14, 2008Publication date: May 21, 2009Applicant: ELPIDA MEMORY, INC.Inventors: Kyoko MIYATA, Fumiki AISO
-
Publication number: 20090108335Abstract: By forming two or more individual dielectric layers of high intrinsic stress levels with intermediate interlayer dielectric material, the limitations of respective deposition techniques, such as plasma enhanced chemical vapor deposition, may be respected while nevertheless providing an increased amount of stressed material above a transistor element, even for highly scaled semiconductor devices.Type: ApplicationFiled: April 24, 2008Publication date: April 30, 2009Inventors: Joerg Hohage, Michael Finken, Ralf Richter
-
Publication number: 20090108408Abstract: A method for minimizing the effects of defects produced in a implantated area of a crystal lattice during dopant implantation in the lattice. The method begins with the step of implanting a trap layer of trap atoms, the trap atoms having a size less than that of the lattice member atoms. After implantation, the lattice is annealed for a time sufficient for interstitial defect atoms to be emitted from the defect area. In that manner, energetically stable pairs are formed between trap atoms and emitted interstitial atoms.Type: ApplicationFiled: October 29, 2007Publication date: April 30, 2009Applicant: SYNOPSYS, INC.Inventors: Victor Moroz, Dipankar Pramanik
-
Patent number: 7524713Abstract: A manufacturing method of a semiconductor device with improved operating characteristics and reliability is provided. An amorphous semiconductor film is formed over a substrate, doped with a metal element promoting crystallization, and crystallized by first heat treatment to form a crystalline semiconductor film; a first oxide film formed over the crystalline semiconductor film is removed and a second oxide film is formed; the crystalline semiconductor film having the second oxide film formed thereover is irradiated with first laser light; a semiconductor film containing a rare gas element is formed over the second oxide film; the metal element contained in the crystalline semiconductor film is gettered to the semiconductor film containing a rare gas element by second heat treatment; the semiconductor film containing a rare gas element and the second oxide film are removed; and the crystalline semiconductor film is irradiated with second laser light in an atmosphere containing oxygen.Type: GrantFiled: October 27, 2006Date of Patent: April 28, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hidekazu Miyairi, Chiho Kokubo, Koki Inoue
-
Publication number: 20090102024Abstract: A semiconductor device has an IC chip with a thickness of equal to or less than 100 ?m and includes a semiconductor substrate. A device forming region is within the depth of approximately equal to or less than 5 ?m from a surface of the semiconductor substrate, and a total thickness of the semiconductor substrate is from 5 ?m to 100 ?m. A BMD layer for carrying out gettering of metal impurities is provided immediately under the device forming region. Since a gettering site is provided immediately under the device forming region, in a device or the like of which extreme thinness is required, degradation of device characteristics and reliability due to contamination of metal impurities can be prevented, and stabilize and improve the device yield.Type: ApplicationFiled: May 10, 2006Publication date: April 23, 2009Applicant: SHARP KABUSHIKI KAISHAInventors: Mitsuhiro Takahi, Kazuhiro Moritani
-
Patent number: 7507640Abstract: A method for producing a silicon wafer, comprising performing an activation of metallic impurities by irradiating laser light on the metallic impurities constituting contaminants in the silicon wafer, changing the electric charge of the contaminants, and activating the contaminants to a state such that the contaminants easily react with oxygen precipitation nuclei and are subjected to gettering.Type: GrantFiled: February 14, 2007Date of Patent: March 24, 2009Assignee: Sumco CorporationInventor: Kazunari Kurita
-
Publication number: 20090047772Abstract: A method for improving the quality of a SiC layer by effectively reducing or eliminating the carrier trapping centers in the as-grown SiC crystal. The method includes the steps of: (a) carrying out ion implantation of carbon atoms, silicon atoms, hydrogen atoms, or helium atoms into a shallow surface layer of the SiC crystal layer to introduce carbon interstitials into the surface layer, and (b) growing the SiC layer upward from the edge face of the surface layer into which the carbon interstitials have been introduced, and diffusing out the carbon interstitials that have been introduced into the surface layer from the surface layer into the grown layer and combining the carbon interstitials and point defects to make the electrically active point defects in the grown layer inactive.Type: ApplicationFiled: October 15, 2008Publication date: February 19, 2009Applicant: Central Research Institute of Electric Power IndustryInventors: Hidekazu Tsuchida, Liutauras Storasta
-
Publication number: 20090001453Abstract: A method of forming a semiconductor structure comprises providing a semiconductor substrate comprising at least one transistor element. An etch stop layer is formed over the transistor element. A stressed first dielectric layer is formed over the etch stop layer. A protective layer adapted to reduce an intrusion of moisture into the first dielectric layer is formed over the first dielectric layer. At least one electrical connection to the transistor element is formed. At least a portion of the protective layer remains over the first dielectric layer after completion of the formation of the at least one electrical connection.Type: ApplicationFiled: January 22, 2008Publication date: January 1, 2009Inventors: Ralf Richter, Joerg Hohage, Michael Finken, Jana Schlott
-
Patent number: 7445959Abstract: The embodiments herein relate to sensor modules having sensor chips with a sensing region on a face thereof, and methods for their manufacture.Type: GrantFiled: August 25, 2006Date of Patent: November 4, 2008Assignee: Infineon Technologies AGInventor: Horst Theuss
-
Publication number: 20080206962Abstract: A method for fabricating free standing thickness of materials using one or more semiconductor substrates, e.g., single crystal silicon, polysilicon, silicon germanium, germanium, group III/IV materials, and others. In a specific embodiment, the present method includes providing a semiconductor substrate having a surface region and a thickness. The method includes subjecting the surface region of the semiconductor substrate to a first plurality of high energy particles generated using a linear accelerator to form a region of a plurality of gettering sites within a cleave region, the cleave region being provided beneath the surface region to defined a thickness of material to be detached, the semiconductor substrate being maintained at a first temperature.Type: ApplicationFiled: November 5, 2007Publication date: August 28, 2008Applicant: Silicon Genesis CorporationInventors: Francois J. Henley, Albert Lamm, Babak Adibi
-
Patent number: 7397063Abstract: A semiconductor device comprises a glass substrate serving as a substrate having an insulated surface and a silicon layer located on a position overlapping with this glass substrate. The silicon layer includes an amorphous gettering region. Preferably, the silicon layer includes a main region serving as an active element region, and the gettering region is preferably included in the remaining portion of the silicon layer excluding the main region. Preferably, the silicon layer may include a portion serving as an active region of a thin-film transistor.Type: GrantFiled: July 26, 2004Date of Patent: July 8, 2008Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yasuyoshi Itoh, Kaoru Motonami
-
Patent number: 7397110Abstract: A high-resistance silicon wafer is manufactured in which a gettering ability, mechanical strength, and economical efficiency are excellent and an oxygen thermal donor is effectively prevented from being generated in a heat treatment for forming a circuit, which is implemented on the side of a device maker. A heat treatment for forming an oxygen precipitate nucleus is performed at 500 to 900° C. for 5 hours or more in a non-oxidizing atmosphere and a heat treatment for growing an oxygen precipitate is performed at 950 to 1050° C. for 10 hours or more on a high-oxygen and carbon-doped high-resistance silicon wafer in which resistivity is 100 ?cm or more, an oxygen concentration is 14×1017 atoms/cm3 (ASTM F-121, 1979) or more and a carbon concentration is 0.5×1016 atoms/cm3 or more. By these heat treatments, a remaining oxygen concentration in the wafer is controlled to be 12×1017 atoms/cm3 (ASTM F-121, 1979) or less.Type: GrantFiled: April 16, 2003Date of Patent: July 8, 2008Assignee: Sumitomo Mitsubishi Silicon CorporationInventors: Nobumitsu Takase, Hideshi Nishikawa, Makoto Ito, Koji Sueoka, Shinsuke Sadamitsu
-
Publication number: 20080135988Abstract: Various embodiments of the present invention relate to systems, devices, and methods for treating a semiconductor substrate, such as a silicon wafer, in order to reduce current leakage therein. A semiconductor substrate is provided a plurality of heating treatments that create a denuded zone adjacent to a surface of the substrate and a core zone below the denuded zone. Oxygen impurities within the denuded zone are removed through an oxygen out-diffusion heat treatment. A plurality of macroscopic bulk micro defects is generated within the core zone through the combination of an agglomeration heat treatment and a macroscopic growth heat treatment. This plurality of macroscopic bulk micro defects inhibits migration of metallic contaminants that are located within the substrate. For exemplary purposes, certain embodiments are described relating to a semiconductor wafer heated in a sequence of three treatments.Type: ApplicationFiled: December 7, 2006Publication date: June 12, 2008Inventors: Amit Subhash Kelkar, Joshua Li, Danh John C. Nguyen, Vijay Ullal
-
Publication number: 20080124899Abstract: The invention relates to a method of improving a surface of a semiconductor substrate which is at least partially made of silicon. Defects present in or on the semiconductor substrate can be really repaired to provide a semiconductor substrate with a high surface quality. This is achieved by a selective epitaxial deposition in the at least one hole in the surface of the semiconductor substrate. Generally, the deposition step is preceded by an etching step which removes the defects and leaves behind at least one hole that can be plugged or filled with the selective epitaxial deposition of silicon to repair the substrate.Type: ApplicationFiled: February 22, 2007Publication date: May 29, 2008Inventor: Wen Lin
-
Patent number: 7364987Abstract: In a method of forming a semiconductor device, a copper diffusion-prevention layer is formed underneath a substrate. Impurity regions are formed on the surface of the substrate. A copper wiring is electrically connected to the impurity regions. The copper diffusion-prevention layer is formed before forming the lightly doped source/drain regions to prevent copper atoms from diffusing into the substrate.Type: GrantFiled: January 14, 2005Date of Patent: April 29, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Seog Youn, Jong-Hyon Ahn, Hee-Sung Kang, Tae-Woong Kang
-
Patent number: 7332385Abstract: A catalytic element is added to an amorphous semiconductor film and heat treatment is conducted therefor to produce a crystalline semiconductor film with good quality, a TFT (semiconductor device) with a satisfactory characteristic is realized using the crystalline semiconductor film. A semiconductor layer includes a region containing an impurity element which has a concentration of 1×1019/cm3 to 1×1021/cm3 and belongs to group 15 of the periodic table and an impurity element which has a concentration of 1.5×1019/cm3 to 3×1021/cm3 and belongs to group 13 of the periodic table, and the region is a region to which a catalytic element left in the semiconductor film (particularly, the channel forming region) moves.Type: GrantFiled: February 13, 2003Date of Patent: February 19, 2008Assignees: Semiconductor Energy Laboratory Co., Ltd., Sharp Kabushiki KaishaInventors: Misako Nakazawa, Naoki Makita
-
Patent number: 7326597Abstract: One aspect of this disclosure relates to a method for creating a gettering site in a semiconductor wafer. In various embodiments, a predetermined arrangement of a plurality of holes is formed in the semiconductor wafer through a surface of the wafer. The wafer is annealed such that the wafer undergoes a surface transformation to transform the arrangement of the plurality of holes into a predetermined arrangement of at least one empty space of a predetermined size within the wafer to form the gettering site. One aspect relates to a semiconductor wafer. In various embodiments, the wafer includes at least one device region, and at least one gettering region located proximate to the at least one device region. The gettering region includes a precisely-determined arrangement of a plurality of precisely-formed voids that are formed within the wafer using a surface transformation process. Other aspects and embodiments are provided herein.Type: GrantFiled: June 27, 2005Date of Patent: February 5, 2008Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Joseph E. Geusic
-
Patent number: 7323398Abstract: A method of manufacturing a crystalline wafer that includes implanting first atomic species in a donor substrate to form a region of weakness at a first depth therein and configured to facilitate detachment of a first layer of the donor substrate from a remaining portion of the donor substrate. The first layer and remaining portion are disposed on opposite sides of the region of weakness. The method also includes implanting second atomic species in the donor substrate to form a gettering region at a second depth therein that is different than the first depth to reduce or minimize migration of the implanted first atomic species past the gettering region. This reduces or minimizes an increase in roughness of a surface produced on the first layer after detachment thereof from the remaining portion at the region of weakness.Type: GrantFiled: September 20, 2005Date of Patent: January 29, 2008Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventor: Takeshi Akatsu
-
Patent number: 7316947Abstract: An object is to reduce the number of high temperature (equal to or greater than 600° C.) heat treatment process steps and achieve lower temperature (equal to or less than 600° C.) processes, and to simplify the process steps and increase throughput in a method of manufacturing a semiconductor device. With the present invention, a barrier layer, a second semiconductor film, and a third semiconductor film containing a noble (rare) gas element are formed on a first semiconductor film having a crystalline structure. Gettering is performed and a metallic element contained in the first semiconductor film passes through the barrier layer and the second semiconductor film by a heat treatment process, and moves to the third semiconductor film. The second semiconductor film and the third semiconductor film are then removed, with the barrier layer used as an etching stopper.Type: GrantFiled: February 12, 2002Date of Patent: January 8, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Osamu Nakamura, Masayuki Kajiwara, Junichi Koezuka, Koji Dairiki, Toru Mitsuki, Toru Takayama, Hideto Ohnuma, Taketomi Asami, Mitsuhiro Ichijo
-
Publication number: 20070281441Abstract: A semiconductor substrate useful as a donor wafer is a single-crystal silicon wafer having a relaxed, single-crystal layer containing silicon and germanium on its surface, the germanium content at the surface of the layer being in the range from 10% by weight to 100% by weight, and a layer of periodically arranged cavities below the surface. The invention also relates to a process for producing this semiconductor substrate and to an sSOI wafer produced from this semiconductor substrate.Type: ApplicationFiled: July 10, 2007Publication date: December 6, 2007Applicant: SILTRONIC AGInventors: Dirk Dantz, Andreas Huber, Reinhold Wahlich, Brian Murphy
-
Publication number: 20070158784Abstract: In manufacturing a semiconductor device, the first gettering layer is formed on the backside of a wafer, and the second gettering layers are then formed on the backside and side surfaces of a chip, allowing these gettering layers to serve as trapping sites against metallic contamination that generated after backside grinding in assembly processes.Type: ApplicationFiled: March 1, 2007Publication date: July 12, 2007Inventors: Kiyonori Oyu, Kensuke Okonogi, Hirotaka Kobayashi, Koji Hamada
-
Patent number: 7195990Abstract: A catalyst element remaining in a first semiconductor film subjected to a first heat treatment (crystallization) is moved and concentrated/collected by subjecting a second semiconductor film which is formed on the first semiconductor film and contains a rare gas element to a second heat treatment. That is, the rare gas element is incorporated into the second semiconductor film to generate a strain field as a gettering site.Type: GrantFiled: December 12, 2003Date of Patent: March 27, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuyuki Arai
-
Patent number: 7193294Abstract: A semiconductor substrate includes a support substrate 1 has gettering sites 10 for gettering impurity metal, an embedded insulating film 2 which is provided on the support substrate 1 and contains oxides of an element whose single bond energy to oxygen is higher than that to silicon, and a semiconductor layer (an SOI layer) 3 provided on the embedded insulating film 2.Type: GrantFiled: December 3, 2004Date of Patent: March 20, 2007Assignee: Toshiba Ceramics Co., Ltd.Inventors: Reiko Yoshimura, Tsukasa Tada, Koji Izunome, Kazuhiko Kashima
-
Patent number: 7135386Abstract: By removing halogen atoms existing on the surface of the silicon layer and in the subsurface thereof so that the concentration of halogen atoms becomes 100 ppm or lower and forming an electrode on the resulting silicon layer, the electrode which has a low resistance can be produced, and a highly reliable semiconductor device can be produces as well.Type: GrantFiled: March 24, 2003Date of Patent: November 14, 2006Assignee: Sharp Kabushiki KaishaInventors: Kotaro Kataoka, Hiroshi Iwata, Masayuki Nakano
-
Patent number: 7126194Abstract: On a silicon layer of an SOI wafer is defined a semiconductor device-forming region to form semiconductor devices thereon and an insulating region to electrically insulate the semiconductor device-forming region. Then, a mask layer is formed of nitride by means of photolithography so as to cover the semiconductor device-forming region. Then, an impurities-removing layer is formed by means of well known technique so as to cover the mask layer and embed the gaps between the adjacent masks of the mask layer. The impurities of the silicon layer of the SOI wafer are absorbed and removed by the distorted layer, the grain boundaries and the lattice defects of the impurities-removing layer.Type: GrantFiled: November 10, 2003Date of Patent: October 24, 2006Assignees: Hyogo Prefecture, Japan Society for the Promotion of ScienceInventors: Seigo Kishino, Hideki Tsuya
-
Patent number: 6833195Abstract: A method of bonding a germanium (Ge) wafer to a semiconductor wafer. A Ge wafer having a cleaving plane defined by ion implantation is provided. A surface activation on at least one surface of the Ge wafer is performed. A semiconductor wafer is provided. A surface activation on at least one surface of the semiconductor wafer is performed. The Ge wafer is bonded to the semiconductor wafer to form a bonded wafer pair. A first annealing is performed to the bonded wafer pair. The first annealing occurs at a temperature approximately between 50-100° C. A second annealing is performed to the bonded wafer pair. The second annealing occurs at a temperature approximately between 110-170° C. The second annealing cleaves the Ge wafer at the cleaving plane.Type: GrantFiled: August 13, 2003Date of Patent: December 21, 2004Assignee: Intel CorporationInventors: Ryan Lei, Mohamad A. Shaheen