With Charge Trapping Gate Insulator, E.g., Mnos Transistor (epo) Patents (Class 257/E21.423)
-
Publication number: 20090011564Abstract: A nitrogen implantation to a substrate on the edges of an active area is added before filling an insulating layer in a trench during a shallow trench isolation process to reduce the thickness of a gate oxide formed later on the edges of the active area.Type: ApplicationFiled: September 21, 2007Publication date: January 8, 2009Inventor: Min-Liang Chen
-
Publication number: 20090004801Abstract: Methods of forming dielectric structures are shown. Methods of forming dielectric structures are shown that include lutetium oxide and lanthanum aluminum oxide crystals embedded within the lutetium oxide. Specific methods shown include monolayer deposition which yields process improvements such as chemistry control, step coverage, crystallinity/microstructure control.Type: ApplicationFiled: June 28, 2007Publication date: January 1, 2009Inventors: Kie Y. Ahn, Leonard Forbes
-
Publication number: 20090001451Abstract: A method of fabricating a semiconductor device includes forming a fin-shaped active region including opposing sidewalls and a surface therebetween protruding from a substrate, forming a gate structure on the surface of the active region, and performing an ion implantation process to form source/drain regions in the active region at opposite sides of the gate structure. The source/drain regions respectively include a first impurity region in the surface of the active region and second impurity regions in the opposing sidewalls of the active region. The first impurity region has a doping concentration that is greater than that of the second impurity regions. Related devices are also discussed.Type: ApplicationFiled: June 26, 2008Publication date: January 1, 2009Inventors: Chang-Hyun Lee, Jung-Dal Choi, Chang-Seok Kang, Jin-Taek Park, Byeong-In Choe
-
Publication number: 20090004802Abstract: A method of fabricating a non-volatile memory device having a charge trapping layer includes forming a tunneling layer, a charge trapping layer, a blocking layer and a control gate electrode layer over a substrate, forming a mask layer pattern on the control gate electrode layer, performing an etching process using the mask layer pattern as an etching mask to remove an exposed portion of the control gate electrode layer, wherein the etching process is performed as excessive etching to remove the charge trapping layer by a specified thickness, forming an insulating layer for blocking charges from moving on the control gate electrode layer and the mask layer pattern, performing anisotropic etching on the insulating layer to form an insulating layer pattern on a sidewall of the control gate electrode layer and a partial upper sidewall of the blocking layer, and performing an etching process on the blocking layer exposed by the anisotropic etching, wherein the etching process is performed as excessive etching toType: ApplicationFiled: December 28, 2007Publication date: January 1, 2009Inventors: Moon Sig Joo, Seung Ho Pyi, Ki Seon Park, Heung Jae Cho, Yong Top Kim
-
Publication number: 20080305597Abstract: The object of the present invention is to provide a method of manufacturing high permittivity gate dielectrics for a device such as an MOSFET. A HfSiO film 104 is formed by sputtering a Hf metal film 103 on a SiO2 film (or a SiON film) 102 on a Si wafer 101. A TiO2 film 106 is formed by sputtering a Ti metal film 105 on the HfSiO film 104 and subjecting the Ti metal film 105 to a thermal oxidation treatment. A TiN metal film 107 is deposited on the TiO2 film 106. The series of treatments are performed continuously, without exposing the films and the wafer to atmospheric air. The resultant TiN/TiO2/HfSiO/SiO2/Si structure satisfies the conditions: EOT<1.0 nm, low leakage current, and hysteresis<20 mV.Type: ApplicationFiled: November 1, 2007Publication date: December 11, 2008Applicant: CANON ANELVA CORPORATIONInventors: Naomu Kitano, Takashi Minami, Motomu Kosuda, Heiji Watanabe
-
Publication number: 20080304318Abstract: A memory device having at least one multi-level memory cell is disclosed, and each multi-level memory cell configured to store n multiple bits, where n is an integer, wherein the multiple bits are stored in a charge storage layer trapping charge carriers injected by application of a voltage to set or reset a threshold voltage Vt of the memory cell to one of 2n levels. Each memory cell may be programmed to one of 2n multiple levels, wherein each level represents n multiple bits.Type: ApplicationFiled: June 11, 2007Publication date: December 11, 2008Applicant: Macronix International Co., Ltd. (A Taiwanese CorporationInventor: CHAO-I WU
-
Patent number: 7462912Abstract: Provided is a semiconductor memory device using a layout scheme where a bottom conductive layer in a peripheral circuit region, which is simultaneously formed with a self-align contact, is connected to one electrode of a power decoupling capacitor. Predetermined capacitors selected among a plurality of capacitors are connected to each other in parallel by using a conductive layer that is simultaneously formed with the self-align contact in a cell array region. Herein, the conductive layer and the self-align contact may be made of the same material. It is possible to embody the decoupling capacitor of a single stage cell type by connecting the conductive layer to a top interconnection layer. In addition, other embodiments implement the decoupling capacitor in a two-stage cell type by connecting a plurality of decoupling capacitors in series by means of the conductive layer in the peripheral circuit region.Type: GrantFiled: February 24, 2006Date of Patent: December 9, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Soon-Hong Ahn, Jung-Hwa Lee
-
Publication number: 20080299731Abstract: A nonvolatile storage cell, integrated circuit (IC) including the cells and method of manufacturing the cells. A layered spacer (ONO) is formed at least at one sidewall of cell gates. Source/drain diffusions at each layered spacer underlap the adjacent gate. Charge may be stored at a layer (an imbedded nitride layer) in the layered spacer.Type: ApplicationFiled: August 13, 2008Publication date: December 4, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chung H. Lam, Jeffery B. Johnson
-
Publication number: 20080290397Abstract: A memory cell is disposed on a substrate having plurality of isolation structures that define at least a fin structure in the substrate, wherein the surface of the fin structure is higher than that of the isolation structures. The memory cell includes a gate, a charge trapping structure, a protection layer and two source/drain regions. The gate is disposed on the substrate,and straddled the fin structure. The charge trapping structure is disposed between the gate and the fin structure. The protection layer is disposed between the upper portion of the fin structure and the gate separating the charge trapping structure. The source/drain regions are disposed in the fin structure at both sides of the gate.Type: ApplicationFiled: May 25, 2007Publication date: November 27, 2008Applicant: MACRONIX International Co., Ltd.Inventors: Tzu-Hsuan Hsu, Ming-Hsiang Hsueh, Yen-Hao Shih, Chia-Wei Wu
-
Publication number: 20080290399Abstract: A nonvolatile charge trap memory device is described. The device includes a substrate having a channel region and a pair of source/drain regions. A gate stack is above the substrate over the channel region and between the pair of source/drain regions. The gate stack includes a multi-layer charge-trapping region having a first deuterated layer. The multi-layer charge-trapping region may further include a deuterium-free charge-trapping layer.Type: ApplicationFiled: September 26, 2007Publication date: November 27, 2008Inventors: Sagy Levy, Fredrick B. Jenne, Krishnaswamy Ramkumar
-
Publication number: 20080290398Abstract: A nonvolatile charge trap memory device and a method to form the same are described. The device includes a channel region having a channel length with <100> crystal plane orientation. The channel region is between a pair of source and drain regions and a gate stack is disposed above the channel region.Type: ApplicationFiled: September 26, 2007Publication date: November 27, 2008Inventors: Igor Polishchuk, Sagy Levy, Krishnaswamy Ramkumar
-
Publication number: 20080283902Abstract: A method of manufacturing a non-volatile memory device includes sequentially depositing a first insulation layer, a charge storage layer, and a second insulation layer on a substrate, forming a first opening through the resultant structure to expose the substrate, forming second and third openings through the second insulation layer to form a second insulation layer pattern, forming a conductive layer on the second insulation layer pattern, forming a photoresist pattern structure on the conductive layer, and forming simultaneously a common source line, at least one ground selection line, at least one string selection line, and a plurality of gate structures on the substrate by etching through the photoresist pattern structure, wherein the common source line and the gate structures are formed simultaneously on a substantially same level and of substantially same components.Type: ApplicationFiled: May 13, 2008Publication date: November 20, 2008Inventors: Suk-Kang Sung, Kyu-Charn Park, Choong-Ho Lee
-
Publication number: 20080283903Abstract: According to an example embodiment there is a semiconductor component, which is arranged in a semiconductor body, with at least one source zone and with at least one drain zone which in each case is a first conductivity type, with at least one body zone of a second conductivity type arranged in each case between source zone and drain zone, and with at least one gate electrode insulated with an insulating layer relative to the semiconductor body. The insulating layer is a consolidated, preferably sintered, layer containing quantum dots.Type: ApplicationFiled: December 22, 2004Publication date: November 20, 2008Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Stefan Peter Grabowski, Cornelis Reinder Ronda
-
Publication number: 20080272427Abstract: A non-volatile memory device on a semiconductor substrate having a semiconductor surface layer (2) comprises a source region (12,S), a drain region (12,D), a channel region (CO), a memory element (ME), and a gate (G). The channel region (CO) extends in a first direction (X) between the source region (12,S) and the drain region (12,D). The gate (G) is disposed near the channel region (CO) and the memory element (ME) is disposed in between the channel region (CO) and the gate. The channel region is disposed within a beam-shaped semiconductor layer (4), with the beam-shaped semiconductor layer (4a, 4b, 4c, 4d) extending in the first direction (X) between the source (12,S) and drain (12,D) regions and having lateral surfaces (4a, 4b, 4c, 4d) extending parallel to the first direction (X).Type: ApplicationFiled: December 18, 2006Publication date: November 6, 2008Applicant: NXP B.V.Inventors: Robertus T.F. Van Schaijk, Francois Neuilly, Michiel J. Van Duuren
-
Patent number: 7445984Abstract: A method of making a semiconductor device includes a substrate having a semiconductor layer having a first portion for non-volatile memory and a second portion exclusive of the first portion. A first dielectric layer is formed on the semiconductor layer. A plasma nitridation is performed on the first dielectric layer. A first plurality of nanoclusters is formed over the first portion and a second plurality of nanoclusters over the second portion. The second plurality of nanoclusters is removed. A second dielectric layer is formed over the semiconductor layer. A conductive layer is formed over the second dielectric layer.Type: GrantFiled: July 25, 2006Date of Patent: November 4, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Rajesh A. Rao, Tien Ying Luo, Ramachandran Muralidhar, Robert F. Steimle, Sherry G. Straub
-
Publication number: 20080265309Abstract: After an ONO film in which a silicon nitride film (22) formed by a plasma nitriding method using a plasma processor having a radial line slot antenna is sandwiched by silicon oxide films (21), (23), a bit line diffusion layer (17) is formed in a memory cell array region (11) by an ion implantation as a resist pattern (16) taken as a mask, then lattice defects are given to the silicon nitride film (22) by a further ion implantation. Accordingly, a highly reliable semiconductor memory device can be realized, in which a high quality nitride film is formed in a low temperature condition, in addition, the nitride film can be used as a charge trap film having a charge capture function sufficiently adaptable for a miniaturization and a high integration which are recent demands.Type: ApplicationFiled: June 20, 2008Publication date: October 30, 2008Applicant: SPANSION LLCInventors: Masahiko Higashi, Manabu Nakamura, Kentaro Sera, Hiroyuki Nansei, Yukihiro Utsuno, Hideo Takagi, Tatsuya Kajita
-
Publication number: 20080254585Abstract: A method for fabricating a semiconductor memory, the method including: forming an element isolation region in a concave portion of the semiconductor substrate; forming a layer of a gate electrode material so as to cover the concave portion and the element isolation region; forming a gate electrode by forming a mask on a surface of the layer of a gate electrode material so that a height from an upper surface of the convex portion to the surface of the mask is higher than a height from the surface of the element isolation region to the upper surface of the convex portion and by patterning the layer of the gate electrode material; forming a charge storing layer at least one of side surfaces of the gate electrode in contact with the convex portion; and forming a sidewall on a part of the charge storing layer.Type: ApplicationFiled: March 11, 2008Publication date: October 16, 2008Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventor: Koji Takaya
-
Patent number: 7432141Abstract: A method is disclosed to form a large-grain, lightly p-doped polysilicon film suitable for use as a channel region in thin film transistors. The film is preferably deposited lightly in situ doped with boron atoms by an LPCVD method at temperatures sufficiently low that the film is amorphous as deposited. After deposition, such a film contains an advantageous balance of boron, which promotes crystallization, and hydrogen, which retards crystallization. The film is then preferably crystallized by a low-temperature anneal at, for example, about 560 degrees for about twelve hours. Alternatively, crystallization may occur during an oxidation step performed, for example at about 825 degrees for about sixty seconds. The oxidation step forms a gate oxide for a thin film transistor device, for example a tunneling oxide for a SONOS memory thin film transistor device.Type: GrantFiled: September 8, 2004Date of Patent: October 7, 2008Assignee: SanDisk 3D LLCInventors: Shuo Gu, Sucheta Nallamothu
-
Patent number: 7432158Abstract: A method of making a semiconductor device includes a substrate having a semiconductor layer having a first portion for non-volatile memory and a second portion exclusive of the first portion. A first dielectric layer is formed over the semiconductor layer. A first plurality of nanoclusters is formed over the first portion and a second plurality of nanoclusters is formed over the second portion. A layer of nitrided oxide is formed around each nanocluster of the first plurality and the second plurality of nanoclusters. Remote plasma nitridation is performed on the layers of nitrided oxide of the first plurality of nanoclusters. The nanoclusters are removed from the second portion. A second dielectric layer is formed over the semiconductor layer. A conductive layer is formed over the second dielectric layer.Type: GrantFiled: July 25, 2006Date of Patent: October 7, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Rajesh A. Rao, Tien Ying Luo, Ramachandran Muralidhar, Robert F. Steimle, Sherry G. Straub
-
Publication number: 20080242034Abstract: A method of making a monolithic, three dimensional NAND string, includes forming a semiconductor active region of a first memory cell over a semiconductor active region of a second memory cell. The semiconductor active region of the first memory cell is a first pillar having a square or rectangular cross section when viewed from above, the first pillar being a first conductivity type semiconductor region located between second conductivity type semiconductor regions. The semiconductor active region of the second memory cell is a second pillar having a square or rectangular cross section when viewed from above, the second pillar located under the first pillar, the second pillar being a first conductivity type semiconductor region located between second conductivity type semiconductor regions. One second conductivity type semiconductor region in the first pillar contacts one second conductivity type semiconductor region in the second pillar.Type: ApplicationFiled: March 27, 2007Publication date: October 2, 2008Inventors: Nima MOKHLESI, Roy SCHEUERLEIN
-
Publication number: 20080237694Abstract: The invention relates to integrated circuits, to a cell, to a cell arrangement, to a method for manufacturing an integrated circuit, to a method for manufacturing a cell, and to a memory module. In an embodiment of the invention, an integrated circuit is provided having a cell, the cell including a low-k dielectric layer, a first high-k dielectric layer disposed above the low-k dielectric layer, a charge trapping layer disposed above the first high-k dielectric layer, and a second high-k dielectric layer disposed above the charge trapping layer.Type: ApplicationFiled: March 27, 2007Publication date: October 2, 2008Inventors: Michael Specht, Nicolas Nagel, Josef Willer
-
Publication number: 20080237699Abstract: A nonvolatile semiconductor memory includes a source area and a drain area provided on a semiconductor substrate with a gap which serves as a channel area, a first insulating layer, a charge accumulating layer, a second insulating layer (block layer) and a control electrode, formed successively on the channel area, and the second insulating layer is formed by adding an appropriate amount of high valence substance into base material composed of substance having a sufficiently higher dielectric constant than the first insulating layer so as to accumulate a large amount of negative charges in the block layer by localized state capable of trapping electrons, so that the high dielectric constant of the block layer and the high electronic barrier are achieved at the same time.Type: ApplicationFiled: March 18, 2008Publication date: October 2, 2008Inventors: Tatsuo SHIMIZU, Koichi Muraoka, Masato Koyama, Shoko Kikuchi
-
Publication number: 20080237697Abstract: A metal oxide having a sufficiently higher dielectric constant than silicon nitride, such as Ti oxide, Zr oxide, or Hf oxide is used as base material, and in order to generate a trap level capable of moving in and out electrons therein, a high-valence substance of valence of 2 or more (that is, valence VI or higher) is added by a proper amount, and to control the trap level, a proper amount of nitrogen (carbon, boron, or low-valence substance) is added, and thus a nonvolatile semiconductor memory having a charge accumulating layer is obtained.Type: ApplicationFiled: March 19, 2008Publication date: October 2, 2008Inventors: Tatsuo SHIMIZU, Koichi Muraoka
-
Publication number: 20080217678Abstract: A memory gate stack structure (100) comprising a substrate layer (102) comprising a silicon-based material, a tunnel layer (104) formed on the substrate layer, a charge storage layer (106) formed on the tunnel layer and comprising a hafnium-aluminium-oxide-based material, a blocking layer (108) formed on the charge storage layer, and a gate layer (110) formed on the blocking layer.Type: ApplicationFiled: March 11, 2004Publication date: September 11, 2008Applicant: National University of SingaporeInventors: Yan Ny Tan, Wai Kim Chim, Byung Jin Cho, Wee Kiong Choi
-
Publication number: 20080213963Abstract: A charge trapping memory device with two separated non-conductive charge trapping inserts is disclosed. The charge trapping memory device has a silicon substrate with two junctions. A gate oxide (GOX) is formed on top of the silicon substrate and between the two junctions. A polysilicon gate is defined over the GOX. A layer of bottom oxide (BOX) is grown on top of the silicon substrate and a conformal layer of top oxide (TOX) is grown along the bottom and the sidewalls of the polysilicon gate. Two charge trapping inserts are located beside the GOX and between the BOX and the TOX. The polysilicon gate needs to be at least partially over each of the two charge trapping inserts. The charge trapping inserts are made from a non-conductive charge trapping material. A method for fabricating such a device is also described.Type: ApplicationFiled: December 20, 2007Publication date: September 4, 2008Inventor: Yen-Hao Shih
-
Publication number: 20080185628Abstract: A semiconductor device in accordance with one embodiment of the invention can include a semiconductor substrate having a groove, a bit line, a pocket implantation region, a bottom insulating membrane, and a charge accumulation region. The bit line is formed on a side of the groove in the semiconductor substrate and acts as a source and a drain. The pocket implantation region is formed to touch (or contact) the bit line, has a similar conductivity type as the semiconductor substrate, and has a dopant concentration higher than that of the semiconductor substrate. The bottom insulating membrane is formed on and touches (or contacts) a side surface of the groove. The charge accumulation layer is formed on and touches (or contacts) a side surface of the bottom insulating membrane.Type: ApplicationFiled: February 5, 2008Publication date: August 7, 2008Inventor: Yukihiro Utsuno
-
Publication number: 20080188049Abstract: Methods of manufacturing non-volatile memory devices are provided including sequentially forming a tunnel insulating layer, a charge-trapping layer, a blocking layer and a conductive layer on a substrate having a channel region. The conductive layer is patterned to form a word line structure, and the blocking layer and the charge-trapping layer are etched using an aqueous acid solution as an etching solution to form a blocking layer pattern and a charge-trapping layer pattern.Type: ApplicationFiled: January 30, 2008Publication date: August 7, 2008Inventors: Woo Gwan Shim, Mong-Sup Lee, Ji-Hoon Cha, Chang-Ki Hong, Kun-Tack Lee
-
Publication number: 20080185634Abstract: A memory device and peripheral circuitry on a substrate are described, made by a process that includes forming a charge trapping structure having a first thickness over a first area. A first gate dielectric layer having a second thickness is formed for low-voltage transistors. A second gate dielectric layer having a third thickness, greater than the second thickness, is formed for high-voltage transistors. Polysilicon is deposited and patterned to define word lines and transistor gates. The thickness of the second gate dielectric layer in regions adjacent the gates, and over a source and drain regions, is reduced to a thickness that is close to that of the second thickness. Dopants are implanted for formation of source and drain regions in the second and third areas. A silicon nitride spacer material is deposited over the word lines and gates, and etched to form sidewall spacers on the gates. Dopants are implanted aligned with the sidewall spacers in the second and third areas.Type: ApplicationFiled: February 7, 2007Publication date: August 7, 2008Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: YI HUNG LI, JEN CHUAN PAN, JONGOH KIM
-
Publication number: 20080185633Abstract: A charge trap memory device according to example embodiments may include a tunnel insulating layer provided on a substrate. A charge trap layer may be provided on the tunnel insulating layer. A blocking insulating layer may be provided on the charge trap layer, wherein the blocking insulating layer may include a lanthanide (e.g., lanthanum). The blocking insulating layer may further include aluminum and oxygen, wherein the ratio of lanthanide to aluminum may be greater than 1 (e.g., about 1.5 to about 2). The charge trap memory device may further include a buffer layer provided between the charge trap layer and the blocking insulating layer, and a gate electrode provided on the blocking insulating layer.Type: ApplicationFiled: February 1, 2008Publication date: August 7, 2008Inventors: Sang-moo Choi, Hyo-sug Lee, Kwang-soo Seol, Sang-jin Park, Eun-ha Lee
-
Publication number: 20080182377Abstract: In making a multi-bit memory cell, a first insulating layer is formed over a semiconductor substrate. A second insulating layer is formed over the first insulating layer. A layer of gate material is formed over the second insulating layer and patterned to leave a gate portion. The second insulating layer is etched to undercut the gate portion and leave a portion of the second insulating layer between the first insulating layer and the gate portion. Nanocrystals are formed on the first insulating layer. A first portion of the nanocrystals is under the gate portion on a first side of the portion of the second insulating layer and a second portion of the nanocrystals is under the gate portion on a second side of the portion of the second insulating layer. The first and second portions of the nanocrystals are for storing logic states of first and second bits, respectively.Type: ApplicationFiled: January 29, 2007Publication date: July 31, 2008Inventors: Rajesh A. Rao, Ramachandran Muralidhar
-
Publication number: 20080173927Abstract: A semiconductor device includes: a semiconductor substrate; a source region and a drain region formed at a distance from each other in the semiconductor substrate; a first insulating film formed on a portion of the semiconductor substrate, the portion being located between the source region and the drain region; a charge storage film formed on the first insulating film; a second insulating film formed above the charge storage film and made of a high-permittivity material; a control gate electrode formed above the second insulating film; and a silicon nitride layer including nitrogen atoms having three-coordinate nitrogen bonds, at least one of second-nearest neighbor atoms of the nitrogen atoms being a nitrogen atom. At least one of the charge storage film and the control gate electrode contains silicon, the silicon nitride layer is located between the second insulating film and the at least one of the charge storage film and the control gate electrode.Type: ApplicationFiled: September 6, 2007Publication date: July 24, 2008Inventors: Kiwamu Sakuma, Daisuke Matsushita, Koichi Kato, Yasushi Nakasaki, Izumi Hirano, Kouichi Muraoka, Yuichiro Mitani, Shigeto Fukatsu, Toshihide Ito
-
Patent number: 7402868Abstract: A semiconductor memory device includes a group of word lines and a structure that is configured to dissipate current from the group of word lines during fabrication of the semiconductor memory device.Type: GrantFiled: November 1, 2004Date of Patent: July 22, 2008Assignee: Spansion L.L.C.Inventors: Ihsan Jahed Djomehri, Mark Randolph, Yi He, Wei Zheng
-
Publication number: 20080149999Abstract: A dual charge storage node memory device and methods for its fabrication are provided. In one embodiment a dielectric plug is formed comprising a first portion recessed into a semiconductor substrate and a second portion extending above the substrate. A layer of semiconductor material is formed overlying the second portion. A first layered structure is formed overlying a first side of the second portion of the dielectric plug, and a second layered structure is formed overlying a second side, each of the layered structures overlying the layer of semiconductor material and comprising a charge storage layer between first and second dielectric layers. Ions are implanted into the substrate to form a first bit line and second bit line, and a layer of conductive material is deposited and patterned to form a control gate overlying the dielectric plug and the first and second layered structures.Type: ApplicationFiled: December 20, 2006Publication date: June 26, 2008Inventors: Chungho Lee, Ashot Melik-Martirosian, Wei Zheng, Timothy Thurgate, Chi Chang, Hiroyuki Kinoshita, Kuo-Tung Chang, Unsoon Kim
-
Publication number: 20080150010Abstract: Provided is an aluminum (Al) doped charge trap layer, a non-volatile memory device and methods of fabricating the same. The charge trap layer may include a plurality of silicon nano dots that trap charges and a silicon oxide layer that covers the silicon nano dots, wherein the charge trap layer is doped with aluminum (Al). The non-volatile memory device may include a substrate including a source and a drain on separate regions of the substrate, a tunneling film on the substrate contacting the source and the drain, the charge trap layer according to example embodiments, a blocking film on the charge trap layer, and a gate electrode on the blocking film.Type: ApplicationFiled: August 28, 2007Publication date: June 26, 2008Inventors: Eun-ha Lee, Hion-suck Baik, Kwang-soo Seol, Sang-jin Park, Jong-bong Park, Min-ho Yang
-
Publication number: 20080150001Abstract: A memory device includes a substrate, a first gate stack overlying the substrate, a second gate stack overlying the substrate and spaced apart from the first gate stack, an oxide region formed at a first depth within the substrate and between the first and second gate stacks, and an impurity doped region formed at a second depth within the substrate and between the first and second gate stacks, the first depth being lower than the second depth.Type: ApplicationFiled: December 22, 2006Publication date: June 26, 2008Inventors: Wei Zheng, Chungho Lee
-
Publication number: 20080150009Abstract: Methods and apparatuses for electronic devices such as non-volatile memory devices are described. The memory devices include a multi-layer control dielectric, such as a double or triple layer. The multi-layer control dielectric includes a combination of high-k dielectric materials such as aluminum oxide (Al2O3), hafnium oxide (HfO2), and/or hybrid films of hafnium aluminum oxide. The multi-layer control dielectric provides enhanced characteristics, including increased charge retention, enhanced memory program/erase window, improved reliability and stability, with feasibility for single or multistate (e.g., two, three or four bit) operation.Type: ApplicationFiled: May 1, 2007Publication date: June 26, 2008Applicant: NANOSYS, INC.Inventor: Jian Chen
-
Publication number: 20080153236Abstract: Flash memory devices and methods for fabricating the same are provided. A method for fabricating a memory device comprises the steps of fabricating a first gate stack and a second gate stack overlying a P-type silicon substrate and implanting an impurity dopant into the substrate substantially between the first gate stack and the second gate stack to form an impurity-doped region of the substrate. A channel region underlies the first gate stack adjacent to the impurity-doped region. An intrinsically tensile-stressed insulating member is formed between the first and the second gate stacks and overlying the impurity-doped region. The tensile-stressed insulating member causes a uniaxial lateral tensile stress to be transmitted to the first channel region. A word line is formed overlying the intrinsically tensile-stressed insulating member and in electrical contact with the first gate stack and the second gate stack.Type: ApplicationFiled: December 22, 2006Publication date: June 26, 2008Inventors: Ning Cheng, Kuo-Tung Chang, Hiroyuki Kinoshita, Minh-Van Ngo, Fred Cheung, Alexander Nickel
-
Patent number: 7391078Abstract: A non-volatile memory is provided. A substrate having a plurality of trenches and a plurality of select gates is provided. The trenches are arranged in parallel and extend in a first direction. Each of the select gates is disposed on the substrate between two adjacent trenches respectively. A plurality of select gate dielectric layers are disposed between the select gates and the substrate. A plurality of composite layers are disposed over the surface of the trenches and each composite layer has a charge trapping layer. A plurality of word lines are arranged in parallel in a second direction, wherein each of the word lines fills the trenches between adjacent select gates and is disposed over the composite layers.Type: GrantFiled: August 2, 2005Date of Patent: June 24, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Wei-Zhe Wong, Ching-Sung Yang
-
Publication number: 20080142875Abstract: Memory cells having split charge storage nodes and methods for fabricating memory cells having split charge storage nodes are disclosed. A disclosed method includes forming a first trench and an adjacent second trench in a semiconductor substrate, the first trench and the second trench each defining a first sidewall and a second sidewall respectively and forming a first source/drain region in the substrate and a second source/drain region in the substrate, where the first source/drain region and the second source/drain region are formed substantially under the first trench and the second trench in the semiconductor substrate respectively. Moreover, a method includes forming a bit line punch through barrier in the substrate between the first source/drain region and the second source drain region and forming a first storage element on the first sidewall of the first trench and a second storage element on the second sidewall of the second element.Type: ApplicationFiled: December 15, 2006Publication date: June 19, 2008Inventors: Chungho Lee, Wei Zheng, Chi Chang, Unsoon Kim, Hiroyuki Kinoshita
-
Publication number: 20080142876Abstract: A charge trapping layer in an element isolation region and that in an isolation region between a memory transistor and a selection transistor are removed so that the charges are not injected or trapped in the regions. Also, in an element isolation region, gate electrodes of each memory transistor are united at a position higher than a gate electrode of the selection transistor from a surface of a silicon substrate in an element isolation region, thereby reducing the capacitance between the memory transistor and the selection transistor.Type: ApplicationFiled: November 21, 2007Publication date: June 19, 2008Inventors: Tsuyoshi Arigane, Digh Hisamoto, Yasuhiro Shimamoto
-
Publication number: 20080142878Abstract: Provided are a charge trap memory device and a method of manufacturing the same. The charge trap memory device may comprise a gate structure including a plurality of metal oxide nanodots discontinuously arranged as a charge trap site on a substrate.Type: ApplicationFiled: October 30, 2007Publication date: June 19, 2008Inventors: Sang-moo Choi, Young-Kwan Cha, Kwang-soo Seol, Sang-Jin Park, Sang-min Shin, Ju-hee Park
-
Publication number: 20080135919Abstract: A method for fabricating a silicon-oxide-nitride-oxide-silicon (SONOS) flash memory, comprising: preparing a silicon substrate including a silicon oxide-silicon nitride-silicon oxide (ONO) layer, a first polysilicon layer and a first etch stop layer in sequence; etching the first etch stop layer along a direction of bit line; selectively etching the first polysilicon layer with the first etch stop layer as a mask, till the silicon oxide-silicon nitride-silicon oxide (ONO) layer is exposed, the etched first polysilicon layer having an inverse trapezia section along a direction of word line; filling a dielectic layer between portions of the first polysilicon layer, the dielectric layer having a trapezia section along the direction of word line. After the above steps, it becomes easy to remove the portion of the first polysilicon layer on a sidewall of the dielectric layer by vertical etching. Thus, no polysilicon residue will be formed on the sidewall of the dielectric layer.Type: ApplicationFiled: August 19, 2007Publication date: June 12, 2008Applicant: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (Shanghai) CORPORATIONInventors: Haitao JIANG, Xinsheng Zhong, Jiangpeng Xue, Gangning Wang
-
Publication number: 20080128789Abstract: A semiconductor memory device includes a semiconductor substrate in which junctions are formed, and a tunnel insulating layer, a charge storage layer, a blocking layer and a gate electrode pattern, which are sequentially stacked over the semiconductor substrate. The blocking layer has a structure in which a blocking insulating layer is surrounded by a high dielectric layer.Type: ApplicationFiled: April 26, 2007Publication date: June 5, 2008Applicant: Hynix Semiconductor Inc.Inventors: Kyoung Hwan PARK, Eun Seok Choi, Se Jun Kim, Hyun Seung Yoo
-
Publication number: 20080130372Abstract: Memory cells utilizing dielectric charge carrier trapping sites formed in trenches provide for non-volatile storage of data. The memory cells of the various embodiments have two control gates. One control gate is formed adjacent the trench containing the charge carrier trap. The other control gate has a portion formed over the trench, and, for certain embodiments, this control gate may extend into the trench. The charge carrier trapping sites may be discrete formations on a sidewall of a trench, a continuous layer extending from one sidewall to the other, or plugs extending between sidewalls.Type: ApplicationFiled: December 4, 2006Publication date: June 5, 2008Inventor: Ramin Ghodsi
-
Publication number: 20080121983Abstract: A gate of a memory device may include a charge trapping structure having a tunnel oxide layer, a charge storing layer, and a blocking layer on a semiconductor substrate; a conductive pattern on the charge trapping structure, the conductive pattern including metal nitride; an ohmic film on the conductive pattern; and a gate electrode on the ohmic film.Type: ApplicationFiled: December 1, 2006Publication date: May 29, 2008Inventors: Geum-Jung Seong, Gil-Heyun Choi, Byung-Hee Kim, Tae-Ho Cha, Hee-Sook Park, Jang-Hee Lee
-
Publication number: 20080124866Abstract: Methods of forming an integrated circuit device include forming first and second device isolation regions at side-by-side locations within a semiconductor substrate to thereby define a semiconductor active region therebetween. These first and second device isolation regions have sidewalls that extend vertically relative to the semiconductor active region. A first gate insulating layer is formed on a surface of the semiconductor active region. A central portion of the first gate insulating layer extending opposite the semiconductor active region is thinned to thereby define gate insulating residues extending adjacent sidewalls of the first and second device isolation regions. A second gate insulating layer is formed on the gate insulating residues to thereby yield a non-uniformly thick third gate insulating layer. A gate electrode is formed on the non-uniformly thick third gate insulating layer.Type: ApplicationFiled: February 2, 2007Publication date: May 29, 2008Inventors: Dong-Seog Eun, Sung-Nam Chang
-
Publication number: 20080121981Abstract: A memory system is provided including forming a memory gate stack having a charge trap layer over a semiconductor substrate, forming a protection layer to cover the memory gate stack, and forming a protection enclosure for the charge trap layer with the protection layer and the memory gate stack.Type: ApplicationFiled: August 31, 2006Publication date: May 29, 2008Applicant: SPANSION LLCInventors: Hidehiko Shiraiwa, YouSeok Suh, Harpreet Sachar, Satoshi Torii
-
Publication number: 20080116506Abstract: A memory cell comprising: a semiconductor substrate with a surface with a source region and a drain region disposed below the surface of the substrate and separated by a channel region; a tunneling barrier dielectric structure with an effective oxide thickness of greater than 3 nanometers disposed above the channel region; a conductive layer disposed above the tunneling barrier dielectric structure and above the channel region; a charge trapping structure disposed above the conductive layer and above the channel region; a top dielectric structure disposed above the charge trapping structure and above the channel region; and a top conductive layer disposed above the top dielectric structure and above the channel region are described along with devices thereof and methods for manufacturing.Type: ApplicationFiled: May 31, 2007Publication date: May 22, 2008Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hang-Ting Lue
-
Publication number: 20080111183Abstract: A flash memory device and a method of manufacturing the same comprises source and drain diffusion regions formed at fixed intervals in an active area of a silicon semiconductor substrate, charge storage layers of multi-layers formed on the substrate, and a control gate formed on the charge storage layers, wherein the charge storage layers include a tunnel oxide film formed on the silicon semiconductor substrate, and a silicon nitride film formed on the tunnel oxide film, and the silicon nitride film includes a plurality of minute crystals formed by ion-implanting 14-group elements into the silicon nitride film. The flash memory device maintains the good programming and erasing operation of SONOS devices, and also improves trap density and memory window. Because of the difference of energy barrier between the minute crystal and the silicon nitride, the electrons or holes trapped in the minute crystal as the deep trap are not easily detrapped therefrom, thereby improving the data storage property of the device.Type: ApplicationFiled: August 20, 2007Publication date: May 15, 2008Inventor: Jin-Hyo Jung
-
Publication number: 20080108197Abstract: In a non-volatile flash memory device, and a method of fabricating the same, the device includes a semiconductor substrate, a source region and a drain region disposed in the semiconductor substrate to be spaced apart from each other, a tunneling layer pattern, a charge trap layer pattern and a shielding layer pattern, which are sequentially stacked on the semiconductor substrate between the source region and the drain region, adjacent to the source region, a first channel region disposed in the semiconductor substrate below the tunneling layer pattern, a gate insulating layer disposed on the semiconductor substrate between the drain region and the first channel region, a second channel region disposed in the semiconductor substrate below the gate insulating layer, a concentration of the second channel region being different from that of the first channel region, and a gate electrode covering the shielding layer pattern and the gate insulating layer.Type: ApplicationFiled: January 7, 2008Publication date: May 8, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-Su Kim, Sung-Taeg Kang, In-Wook Cho, Jeong-Hwan Yang