Producing Ion Implantation (epo) Patents (Class 257/E21.473)
-
Publication number: 20090050980Abstract: A method of forming a semiconductor device with source/drain nitrogen implant, and related device. At least some of the illustrative embodiments are methods comprising forming a gate stack over a substrate, implanting a dopant species into an active region adjacent to the gate stack, and reducing a diffusivity of the dopant species by implanting nitrogen into the active region.Type: ApplicationFiled: August 21, 2007Publication date: February 26, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Shashank S. EKBOTE, Srinivasan CHAKRAVARTHI, Ramesh VENUGOPAL
-
Publication number: 20090053879Abstract: A method of fabricating a semiconductor device includes providing a semiconductor substrate in which a gate insulating layer and a pad layer are formed in an active region. A first trench is formed in an isolation region of the substrate. A passivation film is formed to cover the pad layer and fill the first trench. A second trench is formed by patterning the pad layer and removing an exposed semiconductor substrate, the second trench being formed within the first trench. An ion implantation process is performed on the semiconductor substrate exposed through the second trench.Type: ApplicationFiled: December 5, 2007Publication date: February 26, 2009Applicant: Hynix Semiconductor Inc,Inventor: Guee-Hwang SIM
-
Publication number: 20090053880Abstract: A method of manufacturing a semiconductor device of the present invention consists of forming a trench in a trench-type cell transistor region; forming a gate insulating film and a gate material layer on a semiconductor substrate; forming a photoresist layer on the semiconductor substrate so as to expose extension region formation portions of the trench-type cell transistor region and a high breakdown voltage transistor region; forming extension regions in each region by performing ion implantation in the semiconductor substrate surface of the trench-type cell transistor region and the high breakdown voltage transistor region and then patterning gates, and forming extension regions of an ordinary breakdown voltage transistor by covering the trench-type cell transistor region and the high breakdown voltage transistor region with a photoresist layer and implanting ions in the ordinary breakdown voltage transistor region.Type: ApplicationFiled: March 25, 2008Publication date: February 26, 2009Applicant: ELPIDA MEMORY, INC.Inventor: Kazutaka Manabe
-
Patent number: 7491630Abstract: A semiconductor process and apparatus uses a predetermined sequence of patterning and etching steps to etch an intrinsic polysilicon layer (26) formed over a substrate (11), thereby forming etched gates (62, 64) having vertical sidewall profiles (61, 63). While a blanket nitrogen implant (46) of the intrinsic polysilicon layer (26) may occur prior to gate etch, more idealized vertical gate sidewall profiles (61, 63) are obtained by fully doping the gates (80, 100) during the source/drain implantation steps (71, 77, 91, 97) and after the gate etch.Type: GrantFiled: March 15, 2006Date of Patent: February 17, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Mehul D. Shroff, Paul A. Grudowski, Mark D. Hall, Tab A. Stephens
-
Publication number: 20090042376Abstract: Post-laser annealing dopant deactivation is minimized by performing certain low temperature process steps prior to laser annealing.Type: ApplicationFiled: August 9, 2007Publication date: February 12, 2009Inventors: YI MA, Philip Allan Kraus, Christopher Sean Olsen, Khaled Z. Ahmed, Abhilash J. Mayur
-
Publication number: 20090032794Abstract: A phase change memory device is disclosed. A first dielectric layer having a sidewall is provided. A bottom electrode is adjacent to the sidewall of the first dielectric layer, wherein the bottom electrode comprises a seed layer and a conductive layer. A second dielectric layer is adjacent to a side of the bottom electrode opposite the sidewall of the first dielectric layer. A top electrode couples the bottom electrode through a phase change layer.Type: ApplicationFiled: December 27, 2007Publication date: February 5, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventor: Tsai-Chu Hsiao
-
Publication number: 20090035925Abstract: A gallium nitride based semiconductor Schottky diode fabricated from a n+ doped GaN layer having a thickness between one and six microns disposed on a sapphire substrate; an n? doped GaN layer having a thickness greater than one micron disposed on said n+ GaN layer patterned into a plurality of elongated fingers and a metal layer disposed on the n? doped GaN layer and forming a Schottky junction therewith. The layer thicknesses and the length and width of the elongated fingers are optimized to achieve a device with breakdown voltage of greater than 500 volts, current capacity in excess of one ampere, and a forward voltage of less than three volts.Type: ApplicationFiled: October 10, 2008Publication date: February 5, 2009Inventors: TingGang Zhu, Bryan S. Shelton, Marek K. Pabisz, Mark Gottfried, Linlin Liu, Milan Pophristic, Michael Murphy, Richard A. Stall
-
Publication number: 20090029536Abstract: A method for fabricating a bipolar transistor includes forming a vertical sequence of semiconductor layers, forming an implant mask on the last formed semiconductor layer, and implanting dopant ions into a portion of one or more of the semiconductor layers. The sequence of semiconductor layers includes a collector layer, a base layer that is in contact with the collector layer, and an emitter layer that is in contact with the base layer. The implanting uses a process in which the implant mask stops dopant ions from penetrating into a portion of the sequence of layers.Type: ApplicationFiled: September 29, 2008Publication date: January 29, 2009Inventors: Young-Kai Chen, Lay-Lay Chua, Vincent Etienne Houtsma, Rose Fasano Kopf, Andreas Leven, Chun-Ting Liu, Wei-Jer Sung, Yang Yang
-
Publication number: 20090020815Abstract: An object of the present invention is to provide a semiconductor device having a structure which can realize not only suppressing a punch-through current but also reusing a silicon wafer which is used for bonding, in manufacturing a semiconductor device using an SOI technique, and a manufacturing method thereof. The semiconductor device can suppress the punch-through current by forming a semiconductor film in which an impurity imparting a conductivity type opposite to that of a source region and a drain region is implanted over a substrate having an insulating surface, and forming a channel formation region using a semiconductor film of stacked layers obtained by bonding a single crystal semiconductor film to the semiconductor film by an SOI technique.Type: ApplicationFiled: July 15, 2008Publication date: January 22, 2009Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hiromichi Godo
-
Publication number: 20090014753Abstract: A power semiconductor device of the present invention has an active region and an electric field reduction region and includes: an emitter region of a first conductivity type; a base region of a second conductivity type in contact with the emitter region; an electrical strength providing region of the first conductivity type in contact with the base region; a collector region of the second conductivity type in contact with the electrical strength providing region; and a collector electrode in contact with the collector region; wherein the collector region is disposed on both a active region and a electric field reduction region each containing a dopant of the second conductivity type, and the collector region disposed on the electric field reduction region includes a region having a lower density of carriers of the second conductivity type than the collector region disposed on the active region.Type: ApplicationFiled: November 9, 2007Publication date: January 15, 2009Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Yoshiaki Hisamoto, Atsushi Narazaki, Hitoshi Uemura
-
Publication number: 20090017604Abstract: A method for fabricating a semiconductor device is provided. The method for fabricating the semiconductor device comprises providing a substrate. Under an atmosphere containing a fluoride nitride compound, a plasma treatment process is performed to simultaneously fluorinate and nitrify a surface of the substrate. Thereafter, a dielectric layer is formed on the substrate.Type: ApplicationFiled: November 1, 2007Publication date: January 15, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Mao-Ying WANG, Jer-Chyi WANG, Wei-Hui HSU, Liang-Pin CHOU, Kuo-Hui SU, Chang-Rong WU, Chao-Sung LAI
-
Publication number: 20090011581Abstract: Carbon may be implanted into a p-type silicon channel to form a carbon region in an n-type metal oxide semiconductor (NMOS) transistor. After an annealing process, the implanted carbon may diffuse from the channel into an interface of a gate dielectric layer and the channel. The diffusion may cause an increase in fixed charge at the silicon surface. Thus, the threshold voltage of the NMOS transistor may be reduced.Type: ApplicationFiled: September 17, 2008Publication date: January 8, 2009Inventors: Cory E. Weber, Keith E. Zawadzki
-
Publication number: 20090008726Abstract: A method of manufacturing a semiconductor device reducing interface resistance of n-type and p-type MISFETs are provided. According to the method, a gate dielectric film and a gate electrode of the n-type MISFET are formed on a first semiconductor region, a gate dielectric film and a gate electrode of the p-type MISFET are formed on a second semiconductor region, an n-type diffusion layer is formed by ion implantation of As into the first semiconductor region, a first silicide layer is formed by first heat treatment after a first metal containing Ni is deposited on the n-type diffusion layer, the first silicide layer is made thicker by second heat treatment after a second metal containing Ni is deposited on the first silicide layer and second semiconductor region, and third heat treatment is provided after formation of a second silicide layer and ion implantation of B or Mg into the second silicide layer.Type: ApplicationFiled: March 20, 2008Publication date: January 8, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takashi Yamauchi, Yoshifumi Nishi, Atsuhiro Kinoshita, Yoshinori Tsuchiya, Junji Koga, Koichi Kato
-
Publication number: 20090011580Abstract: A method for fabricating a semiconductor memory device includes forming a channel region in a substrate, selectively etching the substrate to form a first trench, performing an impurity ion implantation process on the channel region, and etching a lower portion of the first trench to form a second trench.Type: ApplicationFiled: December 24, 2007Publication date: January 8, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Se-Kyoung CHOI
-
Publication number: 20090004837Abstract: Provided is a method of fabricating a semiconductor device having an impurity region with an impurity concentration of a first dose in a substrate. In the method, first impurity ions of a first conductivity type are implanted into the substrate, and a rapid thermal processing (RTP) is performed on the substrate to activate the first impurity ions. Second impurity ions of the first conductivity type are implanted into the substrate having the activated first impurity ions.Type: ApplicationFiled: December 28, 2007Publication date: January 1, 2009Inventors: KYOUNG BONG ROUH, Dong Seok Kim
-
Publication number: 20080318401Abstract: A power semiconductor device has a first region in which a transistor is formed, a third region in which a control element is formed, and a second region for separating the first region and the third region.Type: ApplicationFiled: August 18, 2008Publication date: December 25, 2008Inventors: Tae-hun Kwon, Cheol-joong Kim, Young-sub Jeong
-
Publication number: 20080308904Abstract: A method of manufacturing a semiconductor device. The method comprises providing C atoms in a semiconductor substrate. The method also comprises implanting In atoms and p-type dopants into a predefined region of the substrate that is configured to have the carbon atoms. The method further comprises thermally annealing the semiconductor substrate to transform the predefined region into an activated doped region.Type: ApplicationFiled: June 15, 2007Publication date: December 18, 2008Applicant: Texas Instruments IncorporatedInventors: P. R. Chidambaram, Srinivasan Chakravarthi, Mahalingam Nandakumar, Manoj Mehrotra, Amitabh Jain, Thomas D. Bonifield
-
Publication number: 20080308850Abstract: A device includes a first transistor including a fin and a second transistor including a fin, the fin of the first transistor having a lower charge carrier mobility than the fin of the second transistor. In a method, the fin of the first transistor is treated to have a lower charge carrier mobility than the fin of the second transistor.Type: ApplicationFiled: June 18, 2007Publication date: December 18, 2008Inventors: Jorg Berthold, Christian Pacha, Klaus von Arnim
-
Publication number: 20080305620Abstract: Provided is a method of manufacturing a semiconductor device, in which the thickness of a gate insulating layer of a CMOS device can be controlled. The method can include selectively injecting fluorine (F) into a first region on a substrate and avoiding injecting the fluorine (F) into a second region on the substrate. A first gate insulating layer is formed of oxynitride layers on the first and second regions to have first and second thicknesses, respectively, where the first thickness is less than the second thickness. A second gate insulating layer is formed on the first gate insulating layer and a gate electrode pattern is formed on the second gate insulating layer.Type: ApplicationFiled: May 30, 2008Publication date: December 11, 2008Inventors: Sang-jin Hyun, Si-young Choi, In-sang Jeom, Gab-jin Nam, Sang-bom Kang, Sug-hun Hong
-
Publication number: 20080296704Abstract: Top and bottom surfaces of a gate insulating film are terminated with fluorine atoms and the top surface of the gate insulating film is then etched. New dangling bonds are formed on the top surface of the gate insulating film. Such new dangling bonds are terminated with nitrogen atoms. A semiconductor device is thus obtained that has a silicon substrate and a gate insulating film formed on the silicon substrate and that almost all dangling bonds on the top surface of the gate insulating film are terminated with nitrogen atoms and almost all dangling bonds on the bottom surface contacting the silicon substrate are terminated with fluorine atoms.Type: ApplicationFiled: June 4, 2008Publication date: December 4, 2008Applicant: ELPIDA MEMORY, INC.Inventor: Ryo WAKABAYASHI
-
Publication number: 20080296703Abstract: A method for producing a tunnel field-effect transistor is disclosed. Connection regions of different doping types are produced by means of self-aligning implantation methods.Type: ApplicationFiled: December 9, 2005Publication date: December 4, 2008Applicant: INFINEON TECHNOLOGIES AGInventors: Ronald Kakoschke, Helmut Tews
-
Publication number: 20080296680Abstract: A method of making an integrated circuit including doping a fin is disclosed. The method includes providing a substrate having at least one fin of a semiconductor material and carrying out a gas-phase doping of the at least one fin.Type: ApplicationFiled: May 30, 2007Publication date: December 4, 2008Applicant: QIMONDA AGInventors: Matthias Goldbach, Stefan Jakschik
-
Publication number: 20080299750Abstract: A method of forming a doped region includes, in one embodiment, implanting a dopant into a region in a semiconductor substrate, recrystallizing the region by performing a first millisecond anneal, wherein the first millisecond anneal has a first temperature and a first dwell time, and activating the region using as second millisecond anneal after recrystallizing the region, wherein the second millisecond anneal has a second temperature and a second dwell time. In one embodiment, the first millisecond anneal and the second millisecond anneal use a laser. In one embodiment, the first temperature is the same as the second temperature and the first dwell time is the same as the second dwell time. In another embodiment, the first temperature is different from the second temperature and the first dwell time is different from the second dwell time.Type: ApplicationFiled: May 31, 2007Publication date: December 4, 2008Inventors: Gregory S. Spencer, Vishal P. Trivedi
-
Publication number: 20080290425Abstract: In a method for fabricating a semiconductor element in a substrate, first implantation ions are implanted into the substrate, whereby micro-cavities are produced in a first partial region of the substrate. Furthermore, pre-amorphization ions are implanted into the substrate, whereby a second partial region of the substrate is at least partly amorphized, and whereby crystal defects are produced in the substrate. Furthermore, second implantation ions are implanted into the second partial region of the substrate. Furthermore, the substrate is heated, such that at least some of the crystal defects are eliminated using the second implantation ions. Furthermore, dopant atoms are implanted into the second partial region of the substrate, wherein the semiconductor element is formed using the dopant atoms.Type: ApplicationFiled: May 13, 2008Publication date: November 27, 2008Inventors: Luis-Felipe Giles, Thomas Hoffmann, Chris Stapelmann
-
Publication number: 20080286952Abstract: A manufacturing method of an SOI substrate which possesses a base substrate having low heat resistance and a very thin semiconductor layer having high planarity is demonstrated. The method includes: implanting hydrogen ions into a semiconductor substrate to form an ion implantation layer; bonding the semiconductor substrate and a base substrate such as a glass substrate, placing a bonding layer therebetween; heating the substrates bonded to each other to separate the semiconductor substrate from the base substrate, leaving a thin semiconductor layer over the base substrate; irradiating the surface of the thin semiconductor layer with laser light to improve the planarity and recover the crystallinity of the thin semiconductor layer; and thinning the thin semiconductor layer. This method allows the formation of an SOI substrate which has a single-crystalline semiconductor layer with a thickness of 100 nm or less over a base substrate.Type: ApplicationFiled: March 28, 2008Publication date: November 20, 2008Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hidekazu Miyairi, Akihisa Shimomura, Tatsuya Mizoi, Eiji Higa, Yoji Nagano
-
Publication number: 20080286908Abstract: A method of producing a semiconductor element in a substrate includes forming a plurality of micro-cavities in a substrate, creating an amorphization of the substrate to form crystallographic defects and a doping of the substrate with doping atoms, depositing an amorphous layer on top of the substrate, and annealing the substrate, such that at least a part of the crystallographic defects is eliminated using the micro-cavities. The semiconductor element is formed using the doping atoms.Type: ApplicationFiled: May 14, 2007Publication date: November 20, 2008Inventors: Luis-Felipe Giles, Matthias Goldbach, Martin Bartels, Paul Kuepper
-
Publication number: 20080283895Abstract: A memory structure including a substrate, dielectric patterns, spacer patterns, a first dielectric layer, a conductor pattern, a second dielectric layer and doped regions is described. The dielectric patterns are disposed on the substrate. The spacer patterns are disposed on each sidewall of each of the dielectric patterns respectively. The first dielectric layer is disposed between the spacer patterns and the substrate. The conductor pattern is disposed on the substrate and covers the spacer patterns. The second dielectric layer is disposed between the spacer patterns and the conductor pattern. The doped regions are disposed in the substrate under each of the dielectric patterns respectively.Type: ApplicationFiled: December 11, 2007Publication date: November 20, 2008Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Ching-Nan Hsiao, Ying-Cheng Chuang
-
Publication number: 20080268628Abstract: The disclosure relates to a method of forming an n-type doped active area on a semiconductor substrate that presents an improved placement profile. The method comprises the placement of arsenic in the presence of a carbon-containing arsenic diffusion suppressant in order to reduce the diffusion of the arsenic out of the target area during heat-induced annealing. The method may additionally include the placement of an amorphizer, such as germanium, in the target area in order to reduce channeling of the arsenic ions through the crystalline lattice. The method may also include the use of arsenic in addition to another n-type dopant, e.g. phosphorus, in order to offset some of the disadvantages of a pure arsenic dopant. The disclosure also relates to a semiconductor component, e.g. an NMOS transistor, formed in accordance with the described methods.Type: ApplicationFiled: April 25, 2007Publication date: October 30, 2008Inventors: Puneet Kohli, Manoj Mehrotra, Antonio Luis Pacheco Rotondaro, Stan Ashburn, Nandakumar Mahalingam, Amitabh Jain
-
Publication number: 20080268624Abstract: This invention relates to a method of fabricating a semiconductor device. A P well for a cell junction may be formed by performing an ion implantation process employing a zero tilt condition. Stress caused by collision between a dopant and a Si lattice within a semiconductor substrate may be minimized and, therefore stress remaining within the semiconductor substrate may be minimized. Accordingly, Number Of Program (NOP) fail by disturbance caused by stress remaining within a channel junction may be reduced. Further, a broad doping profile may be formed at the interface of trenches by using BF2 as the dopant when the P well is formed. A fluorine getter layer may be formed on an oxide film of the trench sidewalls and may be used as a boron diffusion barrier. Although a Spin On Dielectric (SOD) insulating layer may be used as an isolation layer, loss of boron (B) may be prevented.Type: ApplicationFiled: December 21, 2007Publication date: October 30, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Noh Yeal Kwak, Min Sik Jang
-
Publication number: 20080268625Abstract: By combining an anneal process for adjusting the effective channel length and a substantially diffusion-free anneal process performed after a deep drain and source implantation, the vertical extension of the drain and source region may be increased substantially without affecting the previously adjusted channel length. In this manner, in SOI devices, the drain and source regions may extend down to the buried insulating layer, thereby reducing the parasitic capacitance, while the degree of dopant activation and thus series resistance in the extension regions may be improved. Furthermore, less critical process parameters during the anneal process for adjusting the channel length may provide the potential for reducing the lateral dimensions of the transistor devices.Type: ApplicationFiled: January 31, 2008Publication date: October 30, 2008Inventors: Thomas Feudel, Rolf Stephan, Manfred Horstmann
-
Publication number: 20080268623Abstract: A method is disclosed for doping a target area of a semiconductor substrate, such as a source or drain region of a transistor, with an electronically active dopant (such as an N-type dopant used to create active areas in NMOS devices, or a P-type dopant used to create active areas in PMOS devices) having a well-controlled placement profile and strong activation. The method comprises placing a carbon-containing diffusion suppressant in the target area at approximately 50% of the concentration of the dopant, and activating the dopant by an approximately 1,040 degree Celsius thermal anneal. In many cases, a thermal anneal at such a high temperature induces excessive diffusion of the dopant out of the target area, but this relative concentration of carbon produces a heretofore unexpected reduction in dopant diffusion during such a high-temperature thermal anneal.Type: ApplicationFiled: April 25, 2007Publication date: October 30, 2008Inventors: Haowen Bu, Shashank S. Ekbote, Borna Obradovic, Srinivasan Chakravarthi
-
Publication number: 20080261384Abstract: A method of removing a photoresist layer is provided. An ion implantation process has been performed on the photoresist layer to transform a surface of the photoresist layer to a crust and a soft photoresist layer remains within the crust. The method includes performing a first removing step to remove the crust, such that the soft photoresist layer is exposed. Thereafter, a second removing step is performed to remove the soft photoresist layer. The first and the second removing steps are performed in difference chambers, and a temperature for performing the first removing step is lower than that for performing the second removing step and lower than a gasification temperature of a solvent in the soft photoresist layer.Type: ApplicationFiled: April 18, 2007Publication date: October 23, 2008Applicant: UNITED MICROELECTRONICS CORP.Inventors: Zhi-Qiang Sun, Xi PEI, Tien-Cheng Lan, Yu-Jou Chen, Guo-Fu Zhou, Kai-Ping Huang, Hong-Siek Gan, Jian-Peng Yan, Kai YANG, Sheng ZHANG
-
Publication number: 20080248637Abstract: In one embodiment, a gate insulating layer, a conductive layer, and a metal layer are formed over a semiconductor substrate. An ion implantation region is formed in an interface of the conductive layer and the metal layer by performing an ion implantation process. A flash annealing process is performed on the ion-implanted semiconductor substrate. The metal layer, the conductive layer, and the gate insulating layer are patterned.Type: ApplicationFiled: December 21, 2007Publication date: October 9, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Dong Ho Lee, Kwon Hong, Jae Mun Kim, Hee Soo Kim, Jae Hyoung Koo
-
Publication number: 20080242018Abstract: Methods and devices for preventing channeling of dopants during ion implantation are provided. The method includes providing a semiconductor substrate and depositing a sacrificial scattering layer over at least a portion a surface of the substrate, wherein the sacrificial scattering layer includes an amorphous material. The method further includes ion implanting a dopant through the sacrificial scattering layer to within a depth profile in the substrate. Subsequently, the sacrificial scattering layer can be removed such that erosion of the substrate surface is less than one percent of a thickness of the sacrificial scattering layer.Type: ApplicationFiled: March 27, 2007Publication date: October 2, 2008Inventors: Shawn T. Walsh, Dong Joo Bae, Vikram N. Doshi
-
Publication number: 20080237874Abstract: A method for manufacturing a material with a low dielectric constant, comprising a step of forming cavities in silicon dioxide by implantation of a rare gas different from helium and from neon at an implantation dose greater than 1016 atoms/cm2.Type: ApplicationFiled: January 27, 2006Publication date: October 2, 2008Inventors: Esidor Ntsoenzok, Hanan Assaf, Marie-Odile Ruault
-
Publication number: 20080217721Abstract: A high-efficiency power semiconductor rectifier device (10) comprising a ?P++ layer (12), a P-body (14), an N-drift region (16), an N+ substrate (18), an anode (20), and a cathode (22). The method of fabricating the device (10) comprises the steps of depositing the N-drift region (16) on the N+ substrate (18), implanting boron into the N-drift region (16) to create a P-body region (14), forming a layer of titanium silicide (56) on the P-body region (14), and concentrating a portion of the implanted boron at the interface region between the layer of titanium silicide (56) and the P-body region (14) to create the ?P++ layer (12) of supersaturated P-doped silicon.Type: ApplicationFiled: March 9, 2007Publication date: September 11, 2008Inventors: Roman J. Hamerski, Zerui Chen, James Man-Fai Hong, Johnny Duc Van Chiem, Christopher D. Hruska, Timothy Eastman
-
Publication number: 20080220597Abstract: New photoresists are provided that can be applied and imaged with reduced undesired outgassing and/or as thick coating layers. Preferred resists of the invention are chemically-amplified positive-acting resists that contain photoactive and resin components.Type: ApplicationFiled: October 31, 2007Publication date: September 11, 2008Applicant: Rohm and Haas Electronic Materials LLCInventors: James F. Cameron, Peter Trefonas, George G. Barclay, Jin Wuk Sung
-
Publication number: 20080213989Abstract: A silicon wafer includes a principal face for forming electronic devices; an end region; and a tapered region which is located between the principal face and the end region, in which the thickness of the silicon wafer is gradually reduced, and which has a slope that makes an angle of greater than zero degree and less than 9.5 degrees or an angle of greater than 19 degrees with the principal face. An SOI wafer prepared by forming a buried oxide layer in a silicon wafer includes a principal face, end region, and tapered region that are substantially the same as those described above. A method for manufacturing an SOI wafer includes the steps of implanting oxygen ions into a silicon wafer; and heat-treating the resulting silicon wafer such that a buried oxide layer is formed in the silicon wafer.Type: ApplicationFiled: May 12, 2008Publication date: September 4, 2008Inventors: Eiji Kamiyama, Seiichi Nakamura, Tetsuya Nakai
-
Publication number: 20080213936Abstract: An alignment mark forming method according to the present invention includes: an alignment mark forming step of using an impurity implantation region as an alignment target layer and using, as a mask, the same resist film used for forming the impurity implantation region to form an alignment mark that is used when a patterning is performed in at least one of a subsequent impurity implantation step and a subsequent process layer forming step.Type: ApplicationFiled: January 23, 2008Publication date: September 4, 2008Applicant: Sharp Kabushiki KaishaInventor: Tetsuya Hatai
-
Publication number: 20080211064Abstract: A far subcollector, or a buried doped semiconductor layer located at a depth that exceeds the range of conventional ion implantation, is formed by ion implantation of dopants into a region of an initial semiconductor substrate followed by an epitaxial growth of semiconductor material. A reachthrough region to the far subcollector is formed by outdiffusing a dopant from a doped material layer deposited in the at least one deep trench that adjoins the far subcollector. The reachthrough region may be formed surrounding the at least one deep trench or only on one side of the at least one deep trench. If the inside of the at least one trench is electrically connected to the reachthrough region, a metal contact may be formed on the doped fill material within the at least one trench. If not, a metal contact is formed on a secondary reachthrough region that contacts the reachthrough region.Type: ApplicationFiled: March 1, 2007Publication date: September 4, 2008Inventors: Bradley A. Orner, Robert M. Rassel, David C. Sheridan, Steven H. Voldman
-
Publication number: 20080213988Abstract: A substrate heating apparatus having a heating unit for heating a substrate placed in a process chamber which can be evacuated includes a suscepter which is installed between the heating unit and a substrate, and on which the substrate is mounted, and a heat receiving member which is installed to oppose the suscepter with the substrate being sandwiched between them, and receives heat from the heating unit via the suscepter. A ventilating portion which allows a space formed between the heat receiving member and substrate to communicate with a space in the process chamber is formed.Type: ApplicationFiled: December 6, 2007Publication date: September 4, 2008Applicant: CANON ANELVA CORPORATIONInventors: Masami Shibagaki, Kenji Numajiri, Akihiro Egami, Akira Kumagai, Susumu Akiyama
-
Publication number: 20080200016Abstract: A method of fabricating a nonvolatile semiconductor memory device includes the steps of: (a) forming a layered dielectric film on the semiconductor substrate; (b) forming a first conductive film on the layered dielectric film; (c) forming a first dielectric film on the first conductive film; (d) patterning the first dielectric film and the first conductive film to form a layered pattern composed of first dielectric films and first conductive films; and (e) implanting a first impurity along a direction having an inclination angle to a normal direction to a principal plane of the semiconductor substrate by using the layered pattern as a mask to form a first impurity diffusion layer being the same in conductivity type as the semiconductor substrate, wherein, step (d) includes patterning the first dielectric film to form the first dielectric films having a shape with a width narrower in an upper surface than in a lower surface.Type: ApplicationFiled: August 29, 2007Publication date: August 21, 2008Inventor: Masatoshi Arai
-
Publication number: 20080197383Abstract: A method of manufacturing a semiconductor element. A dislocation region is formed between a first layer and a second layer, the dislocation region including a plurality of dislocations. First interstitials in the first layer are at least partially eliminated using the dislocations in the dislocation region. Vacancies are formed in the second layer. Second interstitials in the second layer are at least partially eliminated using the vacancies in the second layer.Type: ApplicationFiled: February 16, 2007Publication date: August 21, 2008Applicant: INFINEON TECHNOLOGIES AGInventor: Luis-Felipe Giles
-
Publication number: 20080200018Abstract: There is disclosed a substrate processing apparatus including a processing chamber housing a substrate, pipes for supplying gas into the processing chamber, and heaters provided in the middle of the pipes, and heating the gas. In the substrate processing apparatus, the heaters heat the gas to a temperature lower than a temperature at which exhaust gas is generated from the pipes to dry the substrate in the heated gas.Type: ApplicationFiled: February 21, 2008Publication date: August 21, 2008Applicant: FUJITSU LIMITEDInventor: Tomokazu KAWAMOTO
-
Publication number: 20080169517Abstract: A method for manufacturing electronic devices on a semiconductor substrate with wide band gap that includes the steps of: forming a screening structure on the semiconductor substrate to include at least a dielectric layer that leaves a plurality of areas of the semiconductor substrate exposed, carrying out at least a ion implantation of a first type of dopant in the semiconductor substrate to form at least a first implanted region, carrying out at least a ion implantation of a second type of dopant in the semiconductor substrate to form at least a second implanted region inside the at least a first implanted region, carrying out an activation thermal process of the first type and second type of dopant with low thermal temperature suitable to complete the formation of the at least first and second implanted regions without diffusing the at least first and at least second type dopants in the substrate.Type: ApplicationFiled: January 8, 2008Publication date: July 17, 2008Applicant: STMICROELECTRONICS S.R.L.Inventors: Ferrucio Frisina, Mario Giuseppe Saggio, Angelo Magri
-
Publication number: 20080171426Abstract: A method for achieving uniaxial strain on originally biaxial-strained thin films after uniaxial strain relaxation induced by ion implantation is provided. The biaxial-strained thin film receives ion implantation after being covered by a patterned implant block structure. The strain in the uncovered region is relaxed by ion implantation, which induces the lateral strain relaxation in the covered region. When the implant block structure is narrow (dimension is comparable to the film thickness), the original biaxial strain will relax uniaxially in the lateral direction.Type: ApplicationFiled: January 12, 2007Publication date: July 17, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Zhibin Ren, Katherine L. Saenger, Haizhou Yin
-
Publication number: 20080164483Abstract: An active matrix substrate includes a glass substrate, a driver portion formed on the glass substrate in a protruding state, a stepped portion formed along a surface of the driver portion and a surface of the glass substrate, an insulating reentrant-angle compensating film formed on a surface of the stepped portion, for compensating for at least a part of a reentrant-angle shape of the stepped portion, and a wiring layer formed along a surface of the reentrant-angle compensating film and connected to the driver portion.Type: ApplicationFiled: March 9, 2006Publication date: July 10, 2008Inventors: Kazuhide Tomiyasu, Yutaka Takafuji, Masao Moriguchi
-
Publication number: 20080166822Abstract: A semiconductor manufacturing apparatus includes: an ion source and a beam line for introducing an ion beam into a target film which is formed over a wafer with an insulating film interposed therebetween; a flood gun for supplying the target film with electrons for neutralizing charges contained in the ion beam; a rotating disk for subjecting the target film to mechanical scanning of the ion beam in two directions composed of r-? directions; a rear Faraday cage for measuring the current density produced by the ion beam; a disk-rotational-speed controller and a disk-scanning-speed controller for changing the scanning speed of the target film; and a beam current/current density measuring instrument for controlling, according to the current density, the scanning speed of the target film.Type: ApplicationFiled: September 28, 2007Publication date: July 10, 2008Inventors: Masahiko Niwayama, Kenji Yoneda
-
Publication number: 20080157290Abstract: A method for fabricating a semiconductor device having a non-salicide region is provided. In one embodiment, the method includes forming a non-salicide buffer oxide layer on a substrate having an isolation layer formed therein, forming a first photoresist pattern on the non-salicide buffer oxide layer to define a first region, implanting silicon ions into the first region, removing the first photoresist pattern, forming a silicon oxide layer on the first region by performing a thermal oxidization process, forming a second photoresist pattern on the silicon oxide layer, forming a non-salicide region on an upper side of the substrate, on which the silicon oxide layer has been formed, by performing a wet etch process using the second photoresist pattern as a mask, and removing the second photoresist pattern.Type: ApplicationFiled: December 18, 2007Publication date: July 3, 2008Inventor: Eunjong SHIN
-
Publication number: 20080150042Abstract: A method for forming an integrated circuit system is provided including forming a memory section having a spacer with a substrate, forming an outer doped region of the memory section in the substrate, forming a barrier metal layer over the spacer, and forming a metal plug over the outer doped region and the barrier metal layer.Type: ApplicationFiled: December 17, 2007Publication date: June 26, 2008Applicants: SPANSION LLC, ADVANCED MICRO DEVICES, INC.Inventors: Simon Siu-Sing Chan, Hidehiko Shiraiwa, Kuo-Tung Chang, Angela T. Hui