Filling Of Holes, Grooves, Vias Or Trenches With Conductive Material (epo) Patents (Class 257/E21.585)
Reflowing or applying pressure to fill contact hole, e.g., to remove voids (epo) (Class 257/E21.588)
-
Publication number: 20130049132Abstract: The instant disclosure relates to MOSFET semiconductor structures exhibiting a reduced parasitic capacitance, as well as methods of making the MOSFET semiconductor structures. The MOSFET semiconductor structures of the instant disclosure comprise an air-gap interlayer dielectric material between the contacts to the source/drain and gate structures and gate stack structures. The air-gap interlayer dielectric material causes the MOSFET semiconductor structures of the instant disclosure to have a reduced parasitic capacitance.Type: ApplicationFiled: August 24, 2011Publication date: February 28, 2013Applicant: International Business Machines CorporationInventors: Bruce B. Doris, Kangguo Cheng, Charles W. Koburger, III
-
Patent number: 8384224Abstract: A method of forming and structure for through wafer vias and signal transmission lines formed of through wafer vias. The structure includes, a semiconductor substrate having a top surface and an opposite bottom surface; and an array of through wafer vias comprising at least one electrically conductive through wafer via and at least one electrically non-conductive through wafer via, each through wafer via of the array of through wafer vias extending from the top surface of to the bottom surface of the substrate, the at least one electrically conductive via electrically isolated from the substrate.Type: GrantFiled: August 8, 2008Date of Patent: February 26, 2013Assignee: International Business Machines CorporationInventors: Hanyi Ding, Alvin Jose Joseph, Anthony Kendall Stamper
-
Patent number: 8383514Abstract: A multi-chip device and method of stacking a plurality substantially identical chips to produce the device are provided. The multi-chip device, or circuit, includes at least one through-chip via providing a parallel connection between signal pads from at least two chips, and at least one through-chip via providing a serial or daisy chain connection between signal pads from at least two chips. Common connection signal pads are arranged symmetrically about a center line of the chip with respect to duplicate common signal pads. Input signal pads are symmetrically disposed about the center line of the chip with respect to corresponding output signal pads. The chips in the stack are alternating flipped versions of the substantially identical chip to provide for this arrangement. At least one serial connection is provided between signal pads of stacked and flipped chips when more than two chips are stacked.Type: GrantFiled: March 11, 2011Date of Patent: February 26, 2013Assignee: MOSAID Technologies IncorporatedInventor: Hong Beom Pyeon
-
Publication number: 20130043604Abstract: According to one embodiment, a semiconductor device includes a first insulating layer provided in a first area and in a second area, a line-and-space-like second insulating layer formed on the first insulating layer provided in the first area, and a third insulating layer formed on the first insulating layer provided in the second area and which is substantially identical to the second insulating layer in height.Type: ApplicationFiled: March 23, 2012Publication date: February 21, 2013Inventor: Yumi HAYASHI
-
Publication number: 20130043590Abstract: The present application discloses a method of manufacturing a semiconductor structure. According to at least one embodiment, a first etch stop layer is formed over a conductive feature and a substrate, and the conductive feature is positioned over the substrate. A second etch stop layer is formed over the first etch stop layer. A first etch is performed to form an opening in the second etch stop layer, and the opening exposes a portion of the first etch stop layer. A second etch is performed to extend the opening downwardly by removing a portion of the exposed first etch stop layer, and the extended opening exposes a portion of the conductive feature.Type: ApplicationFiled: August 18, 2011Publication date: February 21, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Mei-Hsuan LIN, Chih-Hsun LIN, Chih-Kang CHAO, Ling-Sung WANG
-
Publication number: 20130043589Abstract: Disclosed herein are various methods of forming methods of forming a non-planar cap layer above a conductive line on a semiconductor device, and to devices incorporating such a non-planar cap layer. In one illustrative example, the method includes forming a conductive structure in a layer of insulating material, recessing an upper surface of the conductive structure relative to an upper surface of the layer of insulating material such that the recessed upper surface of the conductive structure and the upper surface of the layer of insulating material are positioned in different planes and, after recessing the upper surface of the conductive structure, forming a first cap layer on the conductive structure and the layer of insulating material.Type: ApplicationFiled: August 16, 2011Publication date: February 21, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Ryoung-Han Kim, Errol Todd Ryan
-
Publication number: 20130037961Abstract: A semiconductor device that may prevent an unexposed substrate and generation of bowing profile during a process for forming an open region having a high aspect ratio, and a method for fabricating the semiconductor device. The semiconductor device includes a first material layer formed over a substrate, an open region formed in the first material layer that exposes the first material layer, a second material layer formed on sidewalls of the open region, wherein the second material layer is a compound material including an element of the first material layer, and a conductive layer formed inside the open region.Type: ApplicationFiled: December 21, 2011Publication date: February 14, 2013Inventors: Sung-Kwon LEE, Jun-Hyeub SUN, Su-Young KIM, Jong-Sik BANG
-
Semiconductor device, its manufacturing method, and sputtering target material for use in the method
Patent number: 8372745Abstract: A semiconductor device enables a barrier layer to fully acquire a barriering property against the diffusion of Cu from a wiring main body and the diffusion of Si from an insulating film, enhances the adhesiveness of the barrier layer and the insulating film and excels in reliability of operation over a long period of time. In this invention, a semiconductor device provided on an insulating film with a wiring includes the insulating film containing silicon, a wiring main body formed of copper in a groove-like opening disposed in the insulating film, and a barrier layer formed between the wiring main body and the insulating film and made of an oxide containing Cu and Si and Mn.Type: GrantFiled: March 24, 2009Date of Patent: February 12, 2013Assignee: Advanced Interconnect Materials, LLCInventor: Junichi Koike -
Patent number: 8372739Abstract: An interconnect structure for an integrated circuit and method of forming the interconnect structure. The method includes depositing a metallic layer containing a reactive metal in an interconnect opening formed within a dielectric material containing a dielectric reactant element, thermally reacting at least a portion of the metallic layer with at least a portion of the dielectric material to form a diffusion barrier primarily containing a compound of the reactive metal from the metallic layer and the dielectric reactant element from the dielectric material, and filling the interconnect opening with Cu metal, where the diffusion barrier surrounds the Cu metal within the opening. The reactive metal can be Co, Ru, Mo, W, or Ir, or a combination thereof. The interconnect opening can be a trench, a via, or a dual damascene opening.Type: GrantFiled: March 26, 2007Date of Patent: February 12, 2013Assignee: Tokyo Electron LimitedInventors: Tadahiro Ishizaka, Satohiko Hoshino, Kuzuhiro Hamamoto, Shigeru Mizuno, Yasushi Mizusawa
-
Patent number: 8368196Abstract: The micro device includes a support substrate, and a movable structure configured to move with respect to the support substrate. At least one of the support substrate and the movable structure is provided with at least one protrusion protruding towards the other of the support substrate and the movable structure. Further, a base portion extending into the one of the support substrate and the movable structure is provided integrally with the at least one protrusion. With this configuration, the protrusion is securely held by the base portion, and the detachment of the protrusion can therefore be prevented even after repeated collisions between the support substrate and the movable structure via the protrusion.Type: GrantFiled: February 23, 2010Date of Patent: February 5, 2013Assignee: Kabushiki Kaisha Toyota Chuo KenkyushoInventors: Teruhisa Akashi, Hirofumi Funabashi, Motohiro Fujiyoshi, Yutaka Nonomura
-
Patent number: 8367500Abstract: A method for providing self aligned contacts for a trench power MOSFET is disclosed. The method includes, etching trenches in a substrate through a mask of silicon nitride deposited on an oxide layer, forming a gate oxide layer on the walls of the trenches, applying polysilicon to fill the trenches and to cover the surface of the mask of silicon nitride, removing the polysilicon from the surface of the mask of silicon nitride and applying a photoresist mask to cover a location of a gate bus.Type: GrantFiled: March 3, 2003Date of Patent: February 5, 2013Assignee: Vishay-SiliconixInventors: Robert Q. Xu, Jacek Korec
-
Publication number: 20130026624Abstract: A solder bump support structure and method of manufacturing thereof is provided. The solder bump support structure includes an inter-level dielectric (ILD) layer formed over a silicon substrate. The ILD layer has a plurality of conductive vias. The structure further includes a first insulation layer formed on the ILD layer. The solder bump support structure further includes a pedestal member formed on the ILD layer which includes a conductive material formed above the plurality of conductive vias in the ILD layer coaxially surrounded by a second insulation layer. The second insulation layer is thicker than the first insulation layer. The structure further includes a capping under bump metal (UBM) layer formed over, and in electrical contact with, the conductive material and formed over at least a portion of the second insulation layer of the pedestal member.Type: ApplicationFiled: July 29, 2011Publication date: January 31, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brian Michael Erwin, Ian D. Melville, Ekta Misra, George John Scott
-
Patent number: 8362621Abstract: A microelectronic structure includes a conductive pad on a substrate. The conductive pad includes first and second openings extending therethrough. A first conductive via on the conductive pad extends through the first opening in the conductive pad into the substrate. A second conductive via on the conductive pad adjacent the first conductive via extends through the second opening in the conductive pad into the substrate. At least one of the conductive vias may be electrically isolated from the conductive pad. Related devices and fabrication methods are also discussed.Type: GrantFiled: February 26, 2009Date of Patent: January 29, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Ho Jin Lee, Dong Hyeon Jang, Nam Seog Kim, In Young Lee, Ha Young Yim
-
Patent number: 8362619Abstract: A nonvolatile memory device comprises a semiconductor substrate comprising alternating, parallel active regions and isolation regions; first and second selection lines intersecting the active regions and the isolation regions; first junctions formed in the active regions between the first and second selection lines; spacers formed on sidewalls of the first and second selection lines; second junctions deeper than the first junctions formed in the first junctions, respectively; contact plugs coupled to one side of the respective second junctions; and dummy plugs coupled second sides of the respective second junctions.Type: GrantFiled: May 4, 2010Date of Patent: January 29, 2013Assignee: Hynix Semiconductor Inc.Inventor: Sun Mi Park
-
Publication number: 20130020468Abstract: A solid-state imaging device has a sensor substrate having a pixel region on which photoelectric converters are arrayed; a driving circuit provided on a front face side that is opposite from a light receiving face as to the photoelectric converters on the sensor substrate; an insulation layer, provided on the light receiving face, and having a stepped construction wherein the film thickness of the pixel region is thinner than the film thickness in a periphery region provided on the outside of the pixel region; a wiring provided to the periphery region on the light receiving face side; and on-chip lenses provided to positions corresponding to the photoelectric converters on the insulation layer.Type: ApplicationFiled: July 12, 2012Publication date: January 24, 2013Applicant: SONY CORPORATIONInventors: Ikue Mitsuhashi, Kentaro Akiyama, Koji Kikuchi
-
Publication number: 20130023119Abstract: In a method for fabricating a semiconductor device, a substrate is provided including an interlayer dielectric layer and first and second hard mask patterns sequentially stacked thereon. A first trench is provided in the interlayer dielectric layer through the second hard mask pattern and the first hard mask pattern. A filler material is provided on the interlayer dielectric layer and the second hard mask pattern to fill the first trench. An upper portion of the second hard mask pattern is exposed by partially removing the filler material. The second hard mask pattern is removed, and remaining filler material is removed from the first trench. A wiring is formed by filling the first trench with a conductive material.Type: ApplicationFiled: June 5, 2012Publication date: January 24, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-Jine Park, Kee-Sang Kwon, Doo-Sung Yun, Bo-Un Yoon, Il- Young Yoon, Jeong-Nam Han
-
Patent number: 8358007Abstract: A method of manufacture of an integrated circuit system includes: fabricating a substrate having an integrated circuit; applying a low-K dielectric layer over the integrated circuit; forming a via and a trench, in the low-K dielectric layer, over the integrated circuit; forming a structure surface by a chemical-mechanical planarization (CMP) process; and applying a direct implant to the structure surface for forming an implant layer and a metal passivation layer including repairing damage, to the low-K dielectric layer, caused by the CMP process.Type: GrantFiled: June 8, 2010Date of Patent: January 22, 2013Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Dong Kyun Sohn, Wuping Liu, Fan Zhang, Juan Boon Tan, Jing Hui Li, Bei Chao Zhang, Luying Du, Wei Liu, Yeow Kheng Lim
-
Patent number: 8357613Abstract: A method of fabricating a semiconductor device includes depositing tungsten on an insulating layer in which a contact hole is formed by chemical vapor deposition (CVD), performing chemical mechanical planarization (CMP) on the tungsten to expose the insulating layer and form a tungsten contact plug, and performing rapid thermal oxidation (RTO) on the tungsten contact plug in an oxygen atmosphere such that the tungsten expands volumetrically into tungsten oxide (W?O?).Type: GrantFiled: February 12, 2010Date of Patent: January 22, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-Hun Choi, Chang-Ki Hong, Jae-Hyoung Choi, Yoon-Ho Son, Min-Young Park, Yong-Suk Tak
-
Patent number: 8354737Abstract: A semiconductor structure includes: at least one silicon surface wherein the surface can be a substrate, wafer or other device. The structure further includes at least one electronic circuit formed on each side of the at least one surface; and at least one conductive high aspect ratio through silicon via running through the at least one surface. Each through silicon via is fabricated from at least one etch step and includes: at least one thermal oxide dielectric for coating at least some of a sidewall of the through silicon via for a later etch stop in fabrication of the through silicon via.Type: GrantFiled: January 3, 2011Date of Patent: January 15, 2013Assignee: International Business Machines CorporationInventors: Paul S Andry, John M Cotte, John Ulrich Knickerbocker, Cornelia K Tsang
-
Publication number: 20130009315Abstract: A method for forming an interconnect structure with nanocolumnar intermetal dielectric is described involving the construction of an interconnect structure using a solid dielectric, and introducing a regular array of vertically aligned nanoscale pores through stencil formation and etching to form a hole array and subsequently pinching off the tops of the hole array with a cap dielectric. Variations of the method and means to construct a multilevel nanocolumnar interconnect structure are also described.Type: ApplicationFiled: September 7, 2007Publication date: January 10, 2013Inventors: Matthew E. Colburn, Satya V. Nitta, Sampath Purushothaman, Charles Black, Kathryn Guarini
-
Patent number: 8349639Abstract: A method for manufacturing an image sensor includes forming circuitry including a metal line over a semiconductor substrate, forming a photodiode over the metal line, and forming a contact plug in the photodiode such that the contact plug is connected to the metal line. The forming of the contact plug includes performing a first etch process to etch a portion of the photodiode, and performing a second etch process to expose a portion of the metal line by using a byproduct generated in etching, to form a via hole for the contact plug in the photodiode.Type: GrantFiled: November 9, 2009Date of Patent: January 8, 2013Assignee: Dongbu HiTek Co., Ltd.Inventor: Ki-Jun Yun
-
Patent number: 8349724Abstract: Methods for improving electromigration of copper interconnection structures are provided. In one embodiment, a method of annealing a microelectronic device including forming microelectronic features on a substrate, forming a contact structure over the microelectronic features, and forming a copper interconnection structure over the contact structure. A passivation layer is deposited over the copper interconnection structure and the substrate is subjected to a first anneal at a temperature of about 350° C. to 400° C. for a time duration between about 30 minutes to about 1 hour. The substrate is subjected to a second anneal at a temperature of about 150° C. to 300° C. for a time duration between about 24 to about 400 hours.Type: GrantFiled: December 10, 2009Date of Patent: January 8, 2013Assignee: Applied Materials, Inc.Inventors: Xinyu Fu, Jick M. Yu
-
Patent number: 8349733Abstract: A manufacturing method of a substrate with through electrodes, comprising a substrate having through holes, and through electrodes received in the through holes, includes a through electrode formation step of forming the through electrodes on a support plate, a substrate formation step of forming the substrate, a through electrode reception step of stacking the substrate on the support plate 45 and receiving the through electrodes in the through holes, a resin filling step of filling gaps between side surfaces of the through electrodes and inner walls of the through holes of the substrate 11 with a resin, and a support plate removal step of removing the support plate after the resin filling step.Type: GrantFiled: June 3, 2008Date of Patent: January 8, 2013Assignee: Shinko Electric Industries Co., Ltd.Inventor: Takaharu Yamano
-
Publication number: 20130005144Abstract: An electronic device is disclosed. In one embodiment, the electronic device includes a substrate, a plurality of conducting lines formed on a first conducting material that is disposed on the substrate, and a layer of a second conducting material disposed on the plurality of conducting lines. The conducting lines include a top face and a side face. The layer of the second conducting material includes a first thickness disposed on each of the top faces and a second thickness disposed on each of the side faces. To this end, the first thickness is greater than the second thickness.Type: ApplicationFiled: September 11, 2012Publication date: January 3, 2013Applicant: INFINEON TECHNOLOGIES AGInventors: Manfred Schneegans, Holger Torwesten
-
Publication number: 20130005140Abstract: A method for filling a recessed feature of a substrate includes a) at least partially filling a recessed feature of a substrate with tungsten-containing film using at least one of chemical vapor deposition (CVD) and atomic layer deposition (ALD); b) at a predetermined temperature, using an etchant including activated fluorine species to selectively etch the tungsten-containing film more than an underlying material of the recessed feature without removing all of the tungsten-containing film at a bottom of the recessed feature; and c) filling the recessed feature using at least one of CVD and ALD.Type: ApplicationFiled: June 28, 2012Publication date: January 3, 2013Applicant: Novellus Systems, Inc.Inventors: Esther Jeng, Anand Chandrashekar, Raashina Humayun, Michal Danek, Ronald Powell
-
Patent number: 8344512Abstract: Scalable silicon (Si) interposer configurations that support low voltage, low power operations are provided. In one aspect, a Si interposer is provided which includes a plurality of through-silicon vias (TSVs) within a first plane thereof adapted to serve as power, ground and signal interconnections throughout the first plane such that the TSVs that serve as the power and ground interconnections are greater in number and/or size than the TSVs that serve as the signal interconnections; and a plurality of lines within a second plane of the interposer in contact with one or more of the TSVs in the first plane, the second plane being adjacent to the first plane, adapted to serve as power, ground and signal interconnections throughout the second plane such that the lines that serve as the power and the ground interconnections are greater in number and/or size than the lines that serve as the signal interconnections.Type: GrantFiled: August 20, 2009Date of Patent: January 1, 2013Assignee: International Business Machines CorporationInventor: John U. Knickerbocker
-
Patent number: 8344478Abstract: Inductors and methods for integrated circuits that result in inductors of a size compatible with integrated circuits, allowing the fabrication of inductors, with or without additional circuitry on a first wafer and the bonding of that wafer to a second wafer without wasting of wafer area. The inductors in the first wafer are comprised of coils formed by conductors at each surface of the first wafer coupled to conductors in holes passing through the first wafer. Various embodiments are disclosed.Type: GrantFiled: October 23, 2009Date of Patent: January 1, 2013Assignee: Maxim Integrated Products, Inc.Inventors: Joseph P. Ellul, Khanh Tran, Edward Martin Godshalk, Albert Bergemont
-
Publication number: 20120329270Abstract: A method is provided which includes providing a dielectric material having a dielectric constant of about 4.0 or less and at least one conductive material embedded therein, the at least one conductive material has an upper surface that is coplanar with an upper surface of the dielectric material and the upper surface of the at least one conductive material has hollow-metal related defects that extend inward into the at least one conductive material; and filling the hollow-metal related defects with a surface repair material.Type: ApplicationFiled: September 4, 2012Publication date: December 27, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Conal E. Murray
-
Publication number: 20120326241Abstract: Contact via holes are etched in a dielectric material layer overlying a semiconductor layer to expose the topmost surface of the semiconductor layer. The contact via holes are extended into the semiconductor material layer by continuing to etch the semiconductor layer so that a trench having semiconductor sidewalls is formed in the semiconductor material layer. A metal layer is deposited over the dielectric material layer and the sidewalls and bottom surface of the trench. Upon an anneal at an elevated temperature, a metal semiconductor alloy region is formed, which includes a top metal semiconductor alloy portion that includes a cavity therein and a bottom metal semiconductor alloy portion that underlies the cavity and including a horizontal portion. A metal contact via is formed within the cavity so that the top metal semiconductor alloy portion laterally surrounds a bottom portion of a bottom portion of the metal contact via.Type: ApplicationFiled: September 5, 2012Publication date: December 27, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Balasubramanian S. Haran, Sivananda K. Kanakasabapathy
-
Publication number: 20120329207Abstract: A semiconductor device package includes a semiconductor device having connection pads formed thereon, with the connection pads being formed on first and second surfaces of the semiconductor device with edges of the semiconductor device extending therebetween. A first passivation layer is applied on the semiconductor device and a base dielectric laminate is affixed to the first surface of the semiconductor device that has a thickness greater than that of the first passivation layer. A second passivation layer having a thickness greater than that of the first passivation layer is applied over the first passivation layer and the semiconductor device to cover the second surface and the edges of the semiconductor device, and metal interconnects are coupled to the connection pads, with the metal interconnects extending through vias formed through the first and second passivation layers and the base dielectric laminate sheet to form a connection with the connection pads.Type: ApplicationFiled: September 7, 2012Publication date: December 27, 2012Inventors: Richard Alfred Beaupre, Paul Alan McConnelee, Arun Virupaksha Gowda, Thomas Bert Gorczyca
-
Publication number: 20120326328Abstract: A method for manufacturing a semiconductor device includes providing a substrate having a first surface and a second surface, the second surface is on the opposite side of the substrate facing away from the first surface. The method further includes forming a first portion of an opening by etching a portion of the substrate from the first surface, forming a buffer layer on an inner surface of the first portion, etching a bottom of the buffer layer to expose an area of the underlying substrate, and etching the exposed area of the substrate to form a second portion of the opening. The method also includes performing an isotropic etching on the second portion of the opening to obtain a flask-shaped opening and filling the opening with a filling material. The method also includes partially removing a portion of the second surface and the filling material from the second portion of the opening.Type: ApplicationFiled: November 8, 2011Publication date: December 27, 2012Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventors: FAN LI, Haiyang Zhang
-
Publication number: 20120329271Abstract: A method of fabricating an interconnect structure is provided which includes providing a dielectric material having a dielectric constant of about 3.0 or less and at least one conductive material embedded therein, the at least one conductive material has an upper surface that is coplanar with an upper surface of the dielectric material; and forming a noble metal-containing cap directly on the upper surface of the at least one conductive material, wherein the noble metal cap is discontinuous or non-uniform.Type: ApplicationFiled: August 31, 2012Publication date: December 27, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Lynne M. Gignac, Chao-Kun Hu, Surbhi Mittal
-
Patent number: 8338296Abstract: The present disclosure is related to a method for forming a catalyst nanoparticle on a metal surface, the nanoparticle being suitable for growing a single nanostructure, in particular a carbon nanotube, the method comprising at least the steps of: providing a substrate, having a metal layer on at least a portion of the substrate surface, depositing a sacrificial layer at least on the metal layer, producing a small hole in the sacrificial layer, thereby exposing the metal layer, providing a single catalyst nanoparticle into the hole, removing the sacrificial layer. The disclosure is further related to growing a carbon nanotube from the catalyst nanoparticle.Type: GrantFiled: April 28, 2011Date of Patent: December 25, 2012Assignees: IMEC, Katholieke Universiteit Leuven, K.U. LEUVEN R&DInventors: Hari Pathangi Sriraman, Ann Witvrouw, Philippe M. Vereecken
-
Publication number: 20120322261Abstract: Methods for forming a via structure are provided. The method includes depositing a first-layer conductive line over a semiconductor substrate, forming a dielectric layer over the first-layer conductive line, forming a via opening in the dielectric layer and exposing the first-layer conductive line in the via opening, forming a recess portion in the first-layer conductive line, and filling the via opening to form a via extending through the dielectric layer to the first-layer conductive line. The via has a substantially tapered profile and substantially extends into the recess in the first-layer conductive line.Type: ApplicationFiled: August 27, 2012Publication date: December 20, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shau-Lin Shue, Cheng-Lin Huang, Ching-Hua Hsieh
-
Patent number: 8334196Abstract: A method of forming a conductive contact includes forming a structure comprising an upper surface joining with a sidewall surface. The sidewall surface contains elemental-form silicon. Silicon is epitaxially grown from the sidewall surface. Dielectric material is formed over the upper surface and the epitaxially-grown silicon. A conductive contact is formed through the dielectric material to conductively connect with the upper surface.Type: GrantFiled: November 1, 2010Date of Patent: December 18, 2012Assignee: Micron Technology, Inc.Inventors: Ying-Cheng Chuang, Hung-Ming Tsai, Sheng-Wei Yang, Ping-Cheng Hsu, Ming-Cheng Chang
-
Publication number: 20120315758Abstract: According to one embodiment, a semiconductor device manufacturing method comprises mounting a supporting substrate on a front surface side of a silicon substrate having an interconnection layer and function elements formed on a front surface side, polishing a back surface side of the silicon substrate, forming a mask having an opening and an opening for a dummy hole having a diameter smaller than that of the above opening on the back surface side of the silicon substrate, etching portions exposed to the openings of the mask from the back surface side of the silicon substrate to form a via hole that reaches a part of the interconnection layer and form a dummy hole to an intermediate portion of the silicon substrate, and forming an interconnection material in the via hole.Type: ApplicationFiled: March 21, 2012Publication date: December 13, 2012Inventors: Noriko SAKURAI, Mitsuhiro Omura, Toshiyuki Sasaki, Itsuko Sakai
-
Publication number: 20120314384Abstract: A component can include a substrate having a first surface and a second surface remote therefrom, an opening extending in a direction between the first and second surfaces, and a conductive via extending within the opening. The substrate can have a CTE less than 10 ppm/° C. The conductive via can include a plurality of base particles each including a first region of a first metal substantially covered by a layer of a second metal different from the first metal. The base particles can be metallurgically joined together and the second metal layers of the particles can be at least partially diffused into the first regions. The conductive via can include voids interspersed between the joined base particles. The voids can occupy 10% or more of a volume of the conductive via.Type: ApplicationFiled: June 9, 2011Publication date: December 13, 2012Applicant: Tessera, Inc.Inventors: Charles G. Woychik, Kishor Desai, Ilyas Mohammed, Terrence Caskey
-
Publication number: 20120305920Abstract: A semiconductor device including: a first electric conductor of a lower layer side and a second electric conductor of an upper layer side; a thick film insulating layer provided between the first electric conductor and the second electric conductor; and a contact portion formed so as to imitate an inner surface shape of a through hole with respect to the insulating layer and electrically connecting the first electric conductor and the second electric conductor, in which a tapered angle of the through hole is an acute angle.Type: ApplicationFiled: May 11, 2012Publication date: December 6, 2012Applicant: SONY CORPORATIONInventors: Koichi Nagasawa, Masanobu Ikeda, Yasuhiro Murata
-
Patent number: 8324098Abstract: A via is formed on a wafer to lie within an opening in a non-conductive structure and make an electrical connection with an underlying conductive structure so that the entire top surface of the via is substantially planar, and lies substantially in the same plane as the top surface of the non-conductive structure. The substantially planar top surface of the via enables a carbon nanotube switch to be predictably and reliably closed.Type: GrantFiled: July 8, 2010Date of Patent: December 4, 2012Assignee: National Semiconductor CorporationInventors: Mehmet Emin Aklik, Thomas James Moutinho
-
Publication number: 20120299179Abstract: Methods for forming an integrated circuit chip package having through mold vias in a polymer block, and such packages are described. For example, a first interconnect layer may be formed on a molded polymer block, wherein the first interconnect layer comprises first interconnects through a first polymer layer and to the block. Then, at least one second interconnect layer may be formed on the first interconnect layer, wherein the second interconnect layer comprises second interconnects through a second polymer layer and to the first interconnects of the first interconnect layer. Through mold vias may then be farmed through the block, into the first interconnect layer, and to the first interconnects. The through mold vias may be filled with solder to form bumps contacting the first interconnects and extending above the block. Other embodiments are also described and claimed.Type: ApplicationFiled: June 18, 2012Publication date: November 29, 2012Inventors: Mihir K. Roy, Islam A. Salama, Charavana K. Gurumurthy, Robert L. Sankman
-
Publication number: 20120302060Abstract: The disclosure provides a method for manufacturing a memory device, including: providing a plurality of gate structures formed on a substrate, wherein the gate structures comprise a cap layer disposed on the top of the gate structure, and each two adjacent gate structures are separated by a gap; blanketly forming a polysilicon layer on the substrate to fill the gap; performing a planarization process to the polysilicon layer, obtaining a polysilicon plug; and performing an oxidation process after the planarization process, converting a part of the polysilicon plug and a residual polysilicon layer over the gate structure to silicon oxide.Type: ApplicationFiled: May 24, 2011Publication date: November 29, 2012Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Ping Hsu, Yi-Nan Chen, Hsien-Wen Liu
-
Publication number: 20120302006Abstract: Some embodiments include a device having a number of memory cells and associated circuitry for accessing the memory cells. The memory cells of the device may be formed in one or more memory cell dice. The associated circuitry of the device may also be formed in one or more dice, optionally separated from the memory cell dice.Type: ApplicationFiled: August 6, 2012Publication date: November 29, 2012Inventors: Paul A. Farrar, Hussein I. Hanafi
-
Patent number: 8318593Abstract: The invention relates to a method for electron beam induced deposition of electrically conductive material from a metal carbonyl with the method steps of providing at least one electron beam at a position of a substrate, storing at least one metal carbonyl at a first temperature, and heating the at least one metal carbonyl to at least one second temperature prior to the provision at the position at which the at least one electron beam impacts on the substrate.Type: GrantFiled: August 7, 2009Date of Patent: November 27, 2012Assignee: Carl Zeiss SMS GmbHInventors: Nicole Auth, Petra Spies, Rainer Becker, Thorsten Hofmann, Klaus Edinger
-
Patent number: 8314494Abstract: A conductive cap material for a copper region may be provided with enhanced etch resistivity by taking into consideration the standard electrode potential of one or more of the species contained therein. For example, instead of a conventionally used CoWP alloy, a modified alloy may be used, by substituting the cobalt species by a metallic species having a less negative standard electrode potential, such as nickel. Consequently, device performance may be enhanced, while at the same time the overall process complexity may be reduced.Type: GrantFiled: January 19, 2009Date of Patent: November 20, 2012Assignee: Advanced Micro Devices, Inc.Inventors: Markus Nopper, Axel Preusse, Robert Seidel
-
Patent number: 8309993Abstract: A pixel of an image sensor includes a polysilicon layer, and an active region which needs to be electrically coupled with the polysilicon layer, wherein the polysilicon layer extends over a portion of the active region, such that the polysilicon layer and the active region are partially overlapped, and the polysilicon layer and the active region are coupled through a buried contact structure.Type: GrantFiled: July 16, 2010Date of Patent: November 13, 2012Assignee: Intellectual Ventures II LLCInventors: Woon-Il Choi, Hyung-Sik Kim, Ui-Sik Kim
-
Publication number: 20120280400Abstract: A method for use in the manufacture of an electronic circuit comprising at least one substantially planar electronic device is disclosed.Type: ApplicationFiled: November 23, 2010Publication date: November 8, 2012Inventors: Richard Price, Ian Barton, Scott White
-
Publication number: 20120280392Abstract: A connection contact layer (4) is disposed between semiconductor bodies (1,2). In the second semiconductor body (2), a recess is provided. A connection layer (7) on the top face extends as far as the recess, in which a metallization (10) is present that conductively connects the connection contact layer (4) to the connection layer (7) in an electrical manner. A polymer (8) or a further metallization is present in the recess.Type: ApplicationFiled: September 22, 2010Publication date: November 8, 2012Inventor: Franz Schrank
-
Publication number: 20120273965Abstract: A semiconductor memory device includes a plurality of memory blocks formed over a substrate including source regions and separated from each other by a slit, a plurality of bit lines coupled to the strings of the memory blocks and disposed over the memory blocks, and source contact lines formed within the slits, coupled to the source regions, respectively, and disposed in a direction to cross the plurality of bit lines.Type: ApplicationFiled: April 25, 2012Publication date: November 1, 2012Inventors: Soon Ok SEO, Sang Bum Lee, Se Jun Kim
-
Patent number: 8298848Abstract: An integrated circuit may include a region containing a thermoelectric material and be configured to be subjected to a temperature gradient resulting from a flow of an electric current in a part of the integrated circuit during its operation, and an electrically conducting output coupled to the region for delivering the electrical energy produced by thermoelectric material.Type: GrantFiled: June 3, 2010Date of Patent: October 30, 2012Assignee: STMicroelectronics (Rousset) SASInventors: Christian Rivero, Pascal Fornara
-
Patent number: 8298911Abstract: In a method of forming a wiring structure, a first insulation layer is formed on a substrate, the first insulation layer comprising a group of hydrocarbon (C?H?) wherein ? and ? are integers. A second insulation layer is formed on the first insulation layer, the second insulation layer being avoid of the group of hydrocarbon. A first opening is formed through the first and the second insulation layers by etching the first and the second insulation layers. A damaged pattern and a first insulation layer pattern are formed by performing a surface treatment on a portion of the first insulation layer corresponding to an inner sidewall of the first opening. A sacrificial spacer is formed in the first opening on the damaged pattern and on the second insulation layer. A conductive pattern is formed in the first opening.Type: GrantFiled: April 5, 2011Date of Patent: October 30, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Kyoung-Woo Lee